diff options
| author | Wolfram Sang <wsa+renesas@sang-engineering.com> | 2019-06-24 14:04:26 +0200 |
|---|---|---|
| committer | Wolfram Sang <wsa+renesas@sang-engineering.com> | 2019-06-24 14:04:58 +0200 |
| commit | c10e1d5156631706511e02070006efef0d248694 (patch) | |
| tree | 7cefa065f5e611dcd3394ae069fc919f9c0ddac2 /projects/linux/io/bsp395_SDHI.yaml | |
| parent | 7832e6e40bf800daeb58c61b582ccbd8205ec39b (diff) | |
projects: linux: io: update tasks after meeting 20190620
Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Diffstat (limited to 'projects/linux/io/bsp395_SDHI.yaml')
| -rw-r--r-- | projects/linux/io/bsp395_SDHI.yaml | 6 |
1 files changed, 4 insertions, 2 deletions
diff --git a/projects/linux/io/bsp395_SDHI.yaml b/projects/linux/io/bsp395_SDHI.yaml index 8dc5162..602bf46 100644 --- a/projects/linux/io/bsp395_SDHI.yaml +++ b/projects/linux/io/bsp395_SDHI.yaml @@ -1,15 +1,16 @@ title: "From bsp395, upport SDHI patches" team: IO key: bc6d7ea2-bdd7-4927-9fde-8d02442186cc -status: New +status: Active assignee: Wolfram -target-date: 2019-06-30 +target-date: 2019-07-31 relationships: bsp-commits: - 76e319805df86f370d140b4b556a550145b5a251 # mmc: tmio: fix SCC error handling to avoid false positive CRC error - a0d396ede95a55a4dff6aa15ea314a3d35e2e842 # mmc: renesas_sdhi: Disable sampling clock position correction in HS400 mode + - addfe9203290e3c274bca15e64e3f11638649e66 # mmc: renesas_sdhi: Fix hang up in HS400 timing mode selection upstream: - next: 51b72656bb39fdcb8f3174f4007bcc83ad1d275f # mmc: tmio: fix SCC error handling to avoid false positive CRC error @@ -18,3 +19,4 @@ comments: - "76e319805df86f370d140b4b556a550145b5a251: https://patchwork.kernel.org/patch/10945051/" - "76e319805df86f370d140b4b556a550145b5a251: merged" - "a0d396ede95a55a4dff6aa15ea314a3d35e2e842: we need more confirmation from HW team which SoCs are affected" + - "addfe9203290e3c274bca15e64e3f11638649e66: new patch" |