summaryrefslogtreecommitdiff
path: root/shared-core/nouveau_state.c
diff options
context:
space:
mode:
authorBen Skeggs <skeggsb@gmail.com>2007-06-28 04:23:17 +1000
committerBen Skeggs <skeggsb@gmail.com>2007-06-28 04:23:17 +1000
commit2dd85772aa4e134730f294d77b4ff030a175a4ab (patch)
tree5cad4c6fd8e350aa3e8de6e3933027b40fbd7278 /shared-core/nouveau_state.c
parent68ecf61647e9ec16d59cc8f50550d11478eb3118 (diff)
nouveau/nv10: Fix earlier NV1x chips
Can't use nv04 code for them, since an extra field was inserted into RAMFC after DMA_PUT/GET.
Diffstat (limited to 'shared-core/nouveau_state.c')
-rw-r--r--shared-core/nouveau_state.c7
1 files changed, 0 insertions, 7 deletions
diff --git a/shared-core/nouveau_state.c b/shared-core/nouveau_state.c
index 94d8081c..fa773d28 100644
--- a/shared-core/nouveau_state.c
+++ b/shared-core/nouveau_state.c
@@ -129,17 +129,10 @@ static int nouveau_init_engine_ptrs(drm_device_t *dev)
engine->graph.save_context = nv10_graph_save_context;
engine->fifo.init = nouveau_fifo_init;
engine->fifo.takedown = nouveau_stub_takedown;
- if (dev_priv->chipset < 0x17) {
- engine->fifo.create_context = nv04_fifo_create_context;
- engine->fifo.destroy_context = nv04_fifo_destroy_context;
- engine->fifo.load_context = nv04_fifo_load_context;
- engine->fifo.save_context = nv04_fifo_save_context;
- } else {
engine->fifo.create_context = nv10_fifo_create_context;
engine->fifo.destroy_context = nv10_fifo_destroy_context;
engine->fifo.load_context = nv10_fifo_load_context;
engine->fifo.save_context = nv10_fifo_save_context;
- }
break;
case 0x20:
engine->mc.init = nv04_mc_init;