summaryrefslogtreecommitdiff
path: root/content.tex
diff options
context:
space:
mode:
authorrusty <rusty@0c8fb4dd-22a2-4bb5-bc14-6c75a5f43652>2014-02-10 10:33:25 +0000
committerrusty <rusty@0c8fb4dd-22a2-4bb5-bc14-6c75a5f43652>2014-02-10 10:33:25 +0000
commit25665bb2f282d39d0ff34fee96a55e484b198fd7 (patch)
tree1308bdcc5fc5de5acf5799428a6693e560581563 /content.tex
parentb60e6fee3a1f457930e3978ded317608d71de052 (diff)
patch feedback-8-7.patch
git-svn-id: https://tools.oasis-open.org/version-control/svn/virtio@223 0c8fb4dd-22a2-4bb5-bc14-6c75a5f43652
Diffstat (limited to 'content.tex')
-rw-r--r--content.tex8
1 files changed, 7 insertions, 1 deletions
diff --git a/content.tex b/content.tex
index 69f11a6..de24746 100644
--- a/content.tex
+++ b/content.tex
@@ -843,7 +843,13 @@ MUST access each field using the “natural” access method (i.e. 32-bit access
\subsection{Virtio Structure PCI Capabilities}\label{sec:Virtio Transport Options / Virtio Over PCI Bus / Virtio Structure PCI Capabilities}
-The virtio device configuration layout includes a common configuration structure, the notification area, ISR status register and a device-specific configuration registers.
+The virtio device configuration layout includes several structures:
+\begin{item}
+\item Common configuration
+\item Notifications
+\item ISR Status
+\item Device-specific configuration (optional)
+\end{item}
Each structure can be mapped by a Base Address register (BAR) belonging to
the function, or accessed via the special VIRTIO_PCI_CAP_PCI_CFG field in the PCI configuration space.