1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
|
/****************************************************************************
* Copyright (C) 2003-2006 by XGI Technology, Taiwan.
*
* All Rights Reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining
* a copy of this software and associated documentation files (the
* "Software"), to deal in the Software without restriction, including
* without limitation on the rights to use, copy, modify, merge,
* publish, distribute, sublicense, and/or sell copies of the Software,
* and to permit persons to whom the Software is furnished to do so,
* subject to the following conditions:
*
* The above copyright notice and this permission notice (including the
* next paragraph) shall be included in all copies or substantial
* portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
* XGI AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
***************************************************************************/
#include "xgi_drv.h"
#include "xgi_regs.h"
#include "xgi_misc.h"
static int xgi_pcie_lut_init(struct xgi_info * info)
{
u8 temp = 0;
int err;
unsigned i;
struct drm_scatter_gather request;
struct drm_sg_mem *sg;
u32 *lut;
/* Get current FB aperture size */
temp = IN3X5B(info->mmio_map, 0x27);
DRM_INFO("In3x5(0x27): 0x%x \n", temp);
if (temp & 0x01) { /* 256MB; Jong 06/05/2006; 0x10000000 */
info->pcie.base = 256 * 1024 * 1024;
} else { /* 128MB; Jong 06/05/2006; 0x08000000 */
info->pcie.base = 128 * 1024 * 1024;
}
DRM_INFO("info->pcie.base: 0x%lx\n", (unsigned long) info->pcie.base);
/* Get current lookup table page size */
temp = DRM_READ8(info->mmio_map, 0xB00C);
if (temp & 0x04) { /* 8KB */
info->lutPageSize = 8 * 1024;
} else { /* 4KB */
info->lutPageSize = 4 * 1024;
}
DRM_INFO("info->lutPageSize: 0x%x \n", info->lutPageSize);
request.size = info->pcie.size;
err = drm_sg_alloc(info->dev, & request);
if (err) {
DRM_ERROR("cannot allocate PCIE GART backing store! "
"size = %d\n", info->pcie.size);
return err;
}
sg = info->dev->sg;
info->lut_handle = drm_pci_alloc(info->dev,
sizeof(u32) * sg->pages,
PAGE_SIZE,
DMA_31BIT_MASK);
if (info->lut_handle == NULL) {
DRM_ERROR("cannot allocate PCIE lut page!\n");
return -ENOMEM;
}
lut = info->lut_handle->vaddr;
for (i = 0; i < sg->pages; i++) {
info->dev->sg->busaddr[i] = pci_map_page(info->dev->pdev,
sg->pagelist[i],
0,
PAGE_SIZE,
DMA_BIDIRECTIONAL);
if (dma_mapping_error(info->dev->sg->busaddr[i])) {
DRM_ERROR("cannot map GART backing store for DMA!\n");
return info->dev->sg->busaddr[i];
}
lut[i] = info->dev->sg->busaddr[i];
}
#if defined(__i386__) || defined(__x86_64__)
asm volatile ("wbinvd":::"memory");
#else
mb();
#endif
/* Set GART in SFB */
temp = DRM_READ8(info->mmio_map, 0xB00C);
DRM_WRITE8(info->mmio_map, 0xB00C, temp & ~0x02);
/* Set GART base address to HW */
dwWriteReg(info->mmio_map, 0xB034, info->lut_handle->busaddr);
return 0;
}
void xgi_pcie_lut_cleanup(struct xgi_info * info)
{
if (info->lut_handle) {
drm_pci_free(info->dev, info->lut_handle);
info->lut_handle = NULL;
}
}
int xgi_pcie_heap_init(struct xgi_info * info)
{
int err;
err = xgi_pcie_lut_init(info);
if (err) {
DRM_ERROR("xgi_pcie_lut_init failed\n");
return err;
}
err = xgi_mem_heap_init(&info->pcie_heap, 0, info->pcie.size);
if (err) {
xgi_pcie_lut_cleanup(info);
}
return err;
}
int xgi_pcie_alloc_ioctl(struct drm_device * dev, void * data,
struct drm_file * filp)
{
struct xgi_mem_alloc *const alloc =
(struct xgi_mem_alloc *) data;
struct xgi_info *info = dev->dev_private;
alloc->location = XGI_MEMLOC_NON_LOCAL;
return xgi_alloc(info, alloc, filp);
}
int xgi_pcie_free_ioctl(struct drm_device * dev, void * data,
struct drm_file * filp)
{
struct xgi_info *info = dev->dev_private;
return xgi_free(info, XGI_MEMLOC_NON_LOCAL | *(u32 *) data, filp);
}
/**
* xgi_find_pcie_virt
* @address: GE HW address
*
* Returns CPU virtual address. Assumes the CPU VAddr is continuous in not
* the same block
*/
void *xgi_find_pcie_virt(struct xgi_info * info, u32 address)
{
const unsigned long offset = address - info->pcie.base;
return ((u8 *) info->dev->sg->virtual) + offset;
}
/*
address -- GE hw address
*/
int xgi_test_rwinkernel_ioctl(struct drm_device * dev, void * data,
struct drm_file * filp)
{
struct xgi_info *info = dev->dev_private;
u32 address = *(u32 *) data;
u32 *virtaddr = 0;
DRM_INFO("input GE HW addr is 0x%x\n", address);
if (address == 0) {
return -EFAULT;
}
virtaddr = (u32 *)xgi_find_pcie_virt(info, address);
DRM_INFO("convert to CPU virt addr 0x%p\n", virtaddr);
if (virtaddr != NULL) {
DRM_INFO("original [virtaddr] = 0x%x\n", *virtaddr);
*virtaddr = 0x00f00fff;
DRM_INFO("modified [virtaddr] = 0x%x\n", *virtaddr);
} else {
return -EFAULT;
}
return 0;
}
|
