summaryrefslogtreecommitdiff
path: root/linux-core/xgi_cmdlist.h
blob: 604c9aac60e4aa97ee633a11c5042982ae48b2cb (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
/****************************************************************************
 * Copyright (C) 2003-2006 by XGI Technology, Taiwan.
 *
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining
 * a copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation on the rights to use, copy, modify, merge,
 * publish, distribute, sublicense, and/or sell copies of the Software,
 * and to permit persons to whom the Software is furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial
 * portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.  IN NO EVENT SHALL
 * XGI AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 ***************************************************************************/

#ifndef _XGI_CMDLIST_H_
#define _XGI_CMDLIST_H_

#define		ONE_BIT_MASK							0x1
#define		TWENTY_BIT_MASK							0xfffff
#define 	M2REG_FLUSH_2D_ENGINE_MASK				(ONE_BIT_MASK<<20)
#define 	M2REG_FLUSH_3D_ENGINE_MASK				TWENTY_BIT_MASK
#define 	M2REG_FLUSH_FLIP_ENGINE_MASK			(ONE_BIT_MASK<<21)
#define     BASE_3D_ENG                             0x2800
#define     M2REG_AUTO_LINK_SETTING_ADDRESS         0x10
#define 	M2REG_CLEAR_COUNTERS_MASK				(ONE_BIT_MASK<<4)
#define 	M2REG_PCI_TRIGGER_MODE_MASK				(ONE_BIT_MASK<<1)
#define 	BEGIN_VALID_MASK                        (ONE_BIT_MASK<<20)
#define 	BEGIN_LINK_ENABLE_MASK                  (ONE_BIT_MASK<<31)
#define 	BEGIN_BEGIN_IDENTIFICATION_MASK         (TWENTY_BIT_MASK<<0)
#define     M2REG_PCI_TRIGGER_REGISTER_ADDRESS      0x14

typedef enum {
	FLUSH_2D = M2REG_FLUSH_2D_ENGINE_MASK,
	FLUSH_3D = M2REG_FLUSH_3D_ENGINE_MASK,
	FLUSH_FLIP = M2REG_FLUSH_FLIP_ENGINE_MASK
} FLUSH_CODE;

typedef enum {
	AGPCMDLIST_SCRATCH_SIZE = 0x100,
	AGPCMDLIST_BEGIN_SIZE = 0x004,
	AGPCMDLIST_3D_SCRATCH_CMD_SIZE = 0x004,
	AGPCMDLIST_2D_SCRATCH_CMD_SIZE = 0x00c,
	AGPCMDLIST_FLUSH_CMD_LEN = 0x004,
	AGPCMDLIST_DUMY_END_BATCH_LEN = AGPCMDLIST_BEGIN_SIZE
} CMD_SIZE;

struct xgi_cmdring_info {
	/**
	 * Kernel space pointer to the base of the command ring.
	 */
	u32 * ptr;

	/**
	 * Size, in bytes, of the command ring.
	 */
	unsigned int size;

	/**
	 * Base address of the command ring from the hardware's PoV.
	 */
	unsigned int ring_hw_base;

	/**
	 * Offset, in bytes, from the base of PCI-e GART space to the start
	 * of the ring.
	 */
	unsigned long ring_gart_base;

	u32 * last_ptr;

	/**
	 * Offset, in bytes, from the start of the ring to the next available
	 * location to store a command.
	 */
	unsigned int ring_offset;
};

struct xgi_info;
extern int xgi_cmdlist_initialize(struct xgi_info * info, size_t size);

extern int xgi_state_change(struct xgi_info * info, unsigned int to,
	unsigned int from);

extern void xgi_cmdlist_cleanup(struct xgi_info * info);

#endif				/* _XGI_CMDLIST_H_ */