summaryrefslogtreecommitdiff
path: root/bsd/mga/mga_drv.h
blob: 9e51a20d02849521addabcbda664526738801e3c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
/* mga_drv.h -- Private header for the Matrox g200/g400 driver
 * Created: Mon Dec 13 01:50:01 1999 by jhartmann@precisioninsight.com
 *
 * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas.
 * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
 * All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 * 
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 * 
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * Authors: Rickard E. (Rik) Faith <faith@valinux.com>
 * 	    Jeff Hartmann <jhartmann@valinux.com>
 *
 */

#ifndef _MGA_DRV_H_
#define _MGA_DRV_H_

#define MGA_BUF_IN_USE         0
#define MGA_BUF_SWAP_PENDING   1
#define MGA_BUF_FORCE_FIRE     2
#define MGA_BUF_NEEDS_OVERFLOW 3

typedef struct {
	u_int32_t buffer_status;
   	int num_dwords;
   	int max_dwords;
   	u_int32_t *current_dma_ptr;
   	u_int32_t *head;
   	u_int32_t phys_head;
	unsigned int prim_age;
   	int sec_used;
   	int idx;
} drm_mga_prim_buf_t;

typedef struct _drm_mga_freelist {
   	__volatile__ unsigned int age;
   	drm_buf_t *buf;
   	struct _drm_mga_freelist *next;
   	struct _drm_mga_freelist *prev;
} drm_mga_freelist_t;

#define MGA_IN_DISPATCH   0
#define MGA_IN_FLUSH      1
#define MGA_IN_WAIT       2
#define MGA_IN_GETBUF	  3

typedef struct _drm_mga_private {
   	u_int32_t dispatch_status;
	unsigned int next_prim_age;
	__volatile__ unsigned int last_prim_age;
   	int reserved_map_idx;
   	int buffer_map_idx;
   	drm_mga_sarea_t *sarea_priv;
   	int primary_size;
   	int warp_ucode_size;
   	int chipset;
   	unsigned int frontOffset;
   	unsigned int backOffset;
   	unsigned int depthOffset;
   	unsigned int textureOffset;
   	unsigned int textureSize;
   	int cpp;
   	unsigned int stride;
   	int sgram;
	int use_agp;
   	drm_mga_warp_index_t WarpIndex[MGA_MAX_G400_PIPES];
	unsigned int WarpPipe;
	unsigned int vertexsize;
   	atomic_t pending_bufs;
   	void *status_page;
   	unsigned long real_status_page;
   	u_int8_t *ioremap;
   	drm_mga_prim_buf_t **prim_bufs;
   	drm_mga_prim_buf_t *next_prim;
   	drm_mga_prim_buf_t *last_prim;
   	drm_mga_prim_buf_t *current_prim;
   	int current_prim_idx;
   	drm_mga_freelist_t *head;
   	drm_mga_freelist_t *tail;
	int flush_queue;		/* Processes waiting until flush    */
      	int wait_queue;			/* Processes waiting until interrupt */
	int buf_queue;			/* Processes waiting for a free buf */
	/* Some validated register values:
	 */	
	u_int32_t mAccess;
} drm_mga_private_t;

				/* mga_drv.c */
extern int  mga_init(device_t);
extern void mga_cleanup(device_t);
extern d_ioctl_t mga_version;
extern d_open_t mga_open;
extern d_close_t mga_close;
extern d_ioctl_t mga_ioctl;
extern d_ioctl_t mga_unlock;

				/* mga_dma.c */
extern int  mga_dma_schedule(drm_device_t *dev, int locked);
extern int  mga_irq_install(drm_device_t *dev, int irq);
extern int  mga_irq_uninstall(drm_device_t *dev);
extern d_ioctl_t mga_dma;
extern d_ioctl_t mga_control;
extern d_ioctl_t mga_lock;

/* mga_dma_init does init and release */
extern int mga_dma_cleanup(drm_device_t *dev);
extern d_ioctl_t mga_dma_init;
extern d_ioctl_t mga_flush_ioctl;
extern void mga_flush_write_combine(void);
extern unsigned int mga_create_sync_tag(drm_device_t *dev);
extern drm_buf_t *mga_freelist_get(drm_device_t *dev);
extern int mga_freelist_put(drm_device_t *dev, drm_buf_t *buf);
extern int mga_advance_primary(drm_device_t *dev);
extern void mga_reclaim_buffers(drm_device_t *dev, pid_t pid);

				/* mga_bufs.c */
extern d_ioctl_t mga_addbufs;
extern d_ioctl_t mga_infobufs;
extern d_ioctl_t mga_markbufs;
extern d_ioctl_t mga_freebufs;
extern d_ioctl_t mga_mapbufs;
extern d_ioctl_t mga_addmap;
				/* mga_state.c */
extern d_ioctl_t mga_clear_bufs;
extern d_ioctl_t mga_swap_bufs;
extern d_ioctl_t mga_iload;
extern d_ioctl_t mga_vertex;
extern d_ioctl_t mga_indices;
				/* mga_context.c */
extern d_ioctl_t mga_resctx;
extern d_ioctl_t mga_addctx;
extern d_ioctl_t mga_modctx;
extern d_ioctl_t mga_getctx;
extern d_ioctl_t mga_switchctx;
extern d_ioctl_t mga_newctx;
extern d_ioctl_t mga_rmctx;

extern int  mga_context_switch(drm_device_t *dev, int old, int new);
extern int  mga_context_switch_complete(drm_device_t *dev, int new);


typedef enum {
	TT_GENERAL,
	TT_BLIT,
	TT_VECTOR,
	TT_VERTEX
} transferType_t;

typedef struct {
   	drm_mga_freelist_t *my_freelist;
	int discard;
	int dispatched;
} drm_mga_buf_priv_t;

#define DWGREG0 	0x1c00
#define DWGREG0_END 	0x1dff
#define DWGREG1		0x2c00
#define DWGREG1_END	0x2dff

#define ISREG0(r)	(r >= DWGREG0 && r <= DWGREG0_END)
#define ADRINDEX0(r)	(u_int8_t)((r - DWGREG0) >> 2)
#define ADRINDEX1(r)	(u_int8_t)(((r - DWGREG1) >> 2) | 0x80)
#define ADRINDEX(r)	(ISREG0(r) ? ADRINDEX0(r) : ADRINDEX1(r)) 

#define MGA_VERBOSE 0
#define MGA_NUM_PRIM_BUFS 	8

#define PRIMLOCALS	u_int8_t tempIndex[4]; u_int32_t *dma_ptr; u_int32_t phys_head; \
			int outcount, num_dwords

#define PRIM_OVERFLOW(dev, dev_priv, length) do {			\
	drm_mga_prim_buf_t *tmp_buf =					\
 		dev_priv->prim_bufs[dev_priv->current_prim_idx];	\
	if( test_bit(MGA_BUF_NEEDS_OVERFLOW,				\
		  &tmp_buf->buffer_status)) {				\
 		mga_advance_primary(dev);				\
 		mga_dma_schedule(dev, 1);				\
		tmp_buf = dev_priv->prim_bufs[dev_priv->current_prim_idx]; \
 	} else if( tmp_buf->max_dwords - tmp_buf->num_dwords < length ||\
 	    tmp_buf->sec_used > MGA_DMA_BUF_NR/2) {			\
		set_bit(MGA_BUF_FORCE_FIRE, &tmp_buf->buffer_status);	\
 		mga_advance_primary(dev);				\
 		mga_dma_schedule(dev, 1);				\
		tmp_buf = dev_priv->prim_bufs[dev_priv->current_prim_idx]; \
	}								\
	if(MGA_VERBOSE) 						\
		DRM_DEBUG("PRIMGETPTR in %s\n", __FUNCTION__);		\
	dma_ptr = tmp_buf->current_dma_ptr;				\
	num_dwords = tmp_buf->num_dwords;				\
	phys_head = tmp_buf->phys_head;					\
	outcount = 0;							\
} while(0)

#define PRIMGETPTR(dev_priv) do {					\
	drm_mga_prim_buf_t *tmp_buf =					\
		dev_priv->prim_bufs[dev_priv->current_prim_idx];	\
	if(MGA_VERBOSE)							\
		DRM_DEBUG("PRIMGETPTR in %s\n", __FUNCTION__);		\
	dma_ptr = tmp_buf->current_dma_ptr;				\
	num_dwords = tmp_buf->num_dwords;				\
	phys_head = tmp_buf->phys_head;					\
	outcount = 0;							\
} while(0)

#define PRIMPTR(prim_buf) do {					\
	if(MGA_VERBOSE)						\
		DRM_DEBUG("PRIMPTR in %s\n", __FUNCTION__);	\
	dma_ptr = prim_buf->current_dma_ptr;			\
	num_dwords = prim_buf->num_dwords;			\
	phys_head = prim_buf->phys_head;			\
	outcount = 0;						\
} while(0)

#define PRIMFINISH(prim_buf) do {				\
	if (MGA_VERBOSE) {					\
		DRM_DEBUG( "PRIMFINISH in %s\n", __FUNCTION__);	\
                if (outcount & 3)				\
                      DRM_DEBUG(" --- truncation\n");	        \
        }							\
	prim_buf->num_dwords = num_dwords;			\
	prim_buf->current_dma_ptr = dma_ptr;			\
} while(0)

#define PRIMADVANCE(dev_priv)	do {				\
drm_mga_prim_buf_t *tmp_buf = 					\
	dev_priv->prim_bufs[dev_priv->current_prim_idx];	\
	if (MGA_VERBOSE) {					\
		DRM_DEBUG("PRIMADVANCE in %s\n", __FUNCTION__);	\
                if (outcount & 3)				\
                      DRM_DEBUG(" --- truncation\n");	\
        }							\
	tmp_buf->num_dwords = num_dwords;      			\
	tmp_buf->current_dma_ptr = dma_ptr;    			\
} while (0)

#define PRIMUPDATE(dev_priv)	do {					\
	drm_mga_prim_buf_t *tmp_buf =					\
		dev_priv->prim_bufs[dev_priv->current_prim_idx];	\
	tmp_buf->sec_used++;						\
} while (0)

#define AGEBUF(dev_priv, buf_priv)	do {				\
	drm_mga_prim_buf_t *tmp_buf =					\
		dev_priv->prim_bufs[dev_priv->current_prim_idx];	\
	buf_priv->my_freelist->age = tmp_buf->prim_age;			\
} while (0)


#define PRIMOUTREG(reg, val) do {					\
	tempIndex[outcount]=ADRINDEX(reg);				\
	dma_ptr[1+outcount] = val;					\
	if (MGA_VERBOSE)						\
		DRM_DEBUG("   PRIMOUT %d: 0x%x -- 0x%x\n",		\
		       num_dwords + 1 + outcount, ADRINDEX(reg), val);	\
	if( ++outcount == 4) {						\
		outcount = 0;						\
		dma_ptr[0] = *(u_int32_t *)tempIndex;			\
		dma_ptr+=5;						\
		num_dwords += 5;					\
	}								\
}while (0)

/* A reduced set of the mga registers.
 */

#define MGAREG_MGA_EXEC 			0x0100
#define MGAREG_ALPHACTRL 			0x2c7c
#define MGAREG_AR0 				0x1c60
#define MGAREG_AR1 				0x1c64
#define MGAREG_AR2 				0x1c68
#define MGAREG_AR3 				0x1c6c
#define MGAREG_AR4 				0x1c70
#define MGAREG_AR5 				0x1c74
#define MGAREG_AR6 				0x1c78
#define MGAREG_CXBNDRY				0x1c80
#define MGAREG_CXLEFT 				0x1ca0
#define MGAREG_CXRIGHT				0x1ca4
#define MGAREG_DMAPAD 				0x1c54
#define MGAREG_DSTORG 				0x2cb8
#define MGAREG_DWGCTL 				0x1c00
#define MGAREG_DWGSYNC				0x2c4c
#define MGAREG_FCOL 				0x1c24
#define MGAREG_FIFOSTATUS 			0x1e10
#define MGAREG_FOGCOL 				0x1cf4
#define MGAREG_FXBNDRY				0x1c84
#define MGAREG_FXLEFT 				0x1ca8
#define MGAREG_FXRIGHT				0x1cac
#define MGAREG_ICLEAR 				0x1e18
#define MGAREG_IEN 				0x1e1c
#define MGAREG_LEN 				0x1c5c
#define MGAREG_MACCESS				0x1c04
#define MGAREG_PITCH 				0x1c8c
#define MGAREG_PLNWT 				0x1c1c
#define MGAREG_PRIMADDRESS 			0x1e58
#define MGAREG_PRIMEND				0x1e5c
#define MGAREG_PRIMPTR				0x1e50
#define MGAREG_SECADDRESS 			0x2c40
#define MGAREG_SECEND 				0x2c44
#define MGAREG_SETUPADDRESS 			0x2cd0
#define MGAREG_SETUPEND 			0x2cd4
#define MGAREG_SOFTRAP				0x2c48
#define MGAREG_SRCORG 				0x2cb4
#define MGAREG_STATUS 				0x1e14
#define MGAREG_STENCIL				0x2cc8
#define MGAREG_STENCILCTL 			0x2ccc
#define MGAREG_TDUALSTAGE0 			0x2cf8
#define MGAREG_TDUALSTAGE1 			0x2cfc
#define MGAREG_TEXBORDERCOL 			0x2c5c
#define MGAREG_TEXCTL 				0x2c30
#define MGAREG_TEXCTL2				0x2c3c
#define MGAREG_TEXFILTER 			0x2c58
#define MGAREG_TEXHEIGHT 			0x2c2c
#define MGAREG_TEXORG 				0x2c24
#define MGAREG_TEXORG1				0x2ca4
#define MGAREG_TEXORG2				0x2ca8
#define MGAREG_TEXORG3				0x2cac
#define MGAREG_TEXORG4				0x2cb0
#define MGAREG_TEXTRANS 			0x2c34
#define MGAREG_TEXTRANSHIGH 			0x2c38
#define MGAREG_TEXWIDTH 			0x2c28
#define MGAREG_WACCEPTSEQ 			0x1dd4
#define MGAREG_WCODEADDR 			0x1e6c
#define MGAREG_WFLAG 				0x1dc4
#define MGAREG_WFLAG1 				0x1de0
#define MGAREG_WFLAGNB				0x1e64
#define MGAREG_WFLAGNB1 			0x1e08
#define MGAREG_WGETMSB				0x1dc8
#define MGAREG_WIADDR 				0x1dc0
#define MGAREG_WIADDR2				0x1dd8
#define MGAREG_WMISC 				0x1e70
#define MGAREG_WVRTXSZ				0x1dcc
#define MGAREG_YBOT 				0x1c9c
#define MGAREG_YDST 				0x1c90
#define MGAREG_YDSTLEN				0x1c88
#define MGAREG_YDSTORG				0x1c94
#define MGAREG_YTOP 				0x1c98
#define MGAREG_ZORG 				0x1c0c

/* Warp registers */
#define MGAREG_WR0                              0x2d00
#define MGAREG_WR1                              0x2d04
#define MGAREG_WR2                              0x2d08
#define MGAREG_WR3                              0x2d0c
#define MGAREG_WR4                              0x2d10
#define MGAREG_WR5                              0x2d14
#define MGAREG_WR6                              0x2d18
#define MGAREG_WR7                              0x2d1c
#define MGAREG_WR8                              0x2d20
#define MGAREG_WR9                              0x2d24
#define MGAREG_WR10                             0x2d28
#define MGAREG_WR11                             0x2d2c
#define MGAREG_WR12                             0x2d30
#define MGAREG_WR13                             0x2d34
#define MGAREG_WR14                             0x2d38
#define MGAREG_WR15                             0x2d3c
#define MGAREG_WR16                             0x2d40
#define MGAREG_WR17                             0x2d44
#define MGAREG_WR18                             0x2d48
#define MGAREG_WR19                             0x2d4c
#define MGAREG_WR20                             0x2d50
#define MGAREG_WR21                             0x2d54
#define MGAREG_WR22                             0x2d58
#define MGAREG_WR23                             0x2d5c
#define MGAREG_WR24                             0x2d60
#define MGAREG_WR25                             0x2d64
#define MGAREG_WR26                             0x2d68
#define MGAREG_WR27                             0x2d6c
#define MGAREG_WR28                             0x2d70
#define MGAREG_WR29                             0x2d74
#define MGAREG_WR30                             0x2d78
#define MGAREG_WR31                             0x2d7c
#define MGAREG_WR32                             0x2d80
#define MGAREG_WR33                             0x2d84
#define MGAREG_WR34                             0x2d88
#define MGAREG_WR35                             0x2d8c
#define MGAREG_WR36                             0x2d90
#define MGAREG_WR37                             0x2d94
#define MGAREG_WR38                             0x2d98
#define MGAREG_WR39                             0x2d9c
#define MGAREG_WR40                             0x2da0
#define MGAREG_WR41                             0x2da4
#define MGAREG_WR42                             0x2da8
#define MGAREG_WR43                             0x2dac
#define MGAREG_WR44                             0x2db0
#define MGAREG_WR45                             0x2db4
#define MGAREG_WR46                             0x2db8
#define MGAREG_WR47                             0x2dbc
#define MGAREG_WR48                             0x2dc0
#define MGAREG_WR49                             0x2dc4
#define MGAREG_WR50                             0x2dc8
#define MGAREG_WR51                             0x2dcc
#define MGAREG_WR52                             0x2dd0
#define MGAREG_WR53                             0x2dd4
#define MGAREG_WR54                             0x2dd8
#define MGAREG_WR55                             0x2ddc
#define MGAREG_WR56                             0x2de0
#define MGAREG_WR57                             0x2de4
#define MGAREG_WR58                             0x2de8
#define MGAREG_WR59                             0x2dec
#define MGAREG_WR60                             0x2df0
#define MGAREG_WR61                             0x2df4
#define MGAREG_WR62                             0x2df8
#define MGAREG_WR63                             0x2dfc


#define PDEA_pagpxfer_enable			0x2

#define WIA_wmode_suspend			0x0
#define WIA_wmode_start 			0x3
#define WIA_wagp_agp				0x4

#define DC_opcod_line_open 			0x0
#define DC_opcod_autoline_open 			0x1
#define DC_opcod_line_close 			0x2
#define DC_opcod_autoline_close 		0x3
#define DC_opcod_trap 				0x4
#define DC_opcod_texture_trap 			0x6
#define DC_opcod_bitblt 			0x8
#define DC_opcod_iload 				0x9
#define DC_atype_rpl 				0x0
#define DC_atype_rstr 				0x10
#define DC_atype_zi 				0x30
#define DC_atype_blk 				0x40
#define DC_atype_i 				0x70
#define DC_linear_xy 				0x0 		
#define DC_linear_linear 			0x80 		
#define DC_zmode_nozcmp 			0x0
#define DC_zmode_ze 				0x200
#define DC_zmode_zne 				0x300
#define DC_zmode_zlt 				0x400
#define DC_zmode_zlte 				0x500
#define DC_zmode_zgt 				0x600
#define DC_zmode_zgte 				0x700
#define DC_solid_disable 			0x0 		
#define DC_solid_enable 			0x800 		
#define DC_arzero_disable 			0x0 		
#define DC_arzero_enable 			0x1000 		
#define DC_sgnzero_disable 			0x0 		
#define DC_sgnzero_enable 			0x2000 		
#define DC_shftzero_disable 			0x0 		
#define DC_shftzero_enable 			0x4000 		
#define DC_bop_SHIFT 				16 		
#define DC_trans_SHIFT 				20 		
#define DC_bltmod_bmonolef 			0x0
#define DC_bltmod_bmonowf 			0x8000000
#define DC_bltmod_bplan 			0x2000000
#define DC_bltmod_bfcol 			0x4000000
#define DC_bltmod_bu32bgr 			0x6000000
#define DC_bltmod_bu32rgb 			0xe000000
#define DC_bltmod_bu24bgr 			0x16000000
#define DC_bltmod_bu24rgb 			0x1e000000
#define DC_pattern_disable 			0x0 		
#define DC_pattern_enable 			0x20000000 	
#define DC_transc_disable 			0x0 		
#define DC_transc_enable 			0x40000000 	
#define DC_clipdis_disable 			0x0 		
#define DC_clipdis_enable 			0x80000000 	

#define SETADD_mode_vertlist                   	0x0 	


#define MGA_CLEAR_CMD (DC_opcod_trap | DC_arzero_enable | 		\
		       DC_sgnzero_enable | DC_shftzero_enable | 	\
		       (0xC << DC_bop_SHIFT) | DC_clipdis_enable | 	\
		       DC_solid_enable | DC_transc_enable)
	  

#define MGA_COPY_CMD (DC_opcod_bitblt | DC_atype_rpl | DC_linear_xy |	\
		      DC_solid_disable | DC_arzero_disable | 		\
		      DC_sgnzero_enable | DC_shftzero_enable | 		\
		      (0xC << DC_bop_SHIFT) | DC_bltmod_bfcol | 	\
		      DC_pattern_disable | DC_transc_disable | 		\
		      DC_clipdis_enable)				\

#define MGA_FLUSH_CMD (DC_opcod_texture_trap | (0xF << DC_trans_SHIFT) |\
		       DC_arzero_enable | DC_sgnzero_enable |		\
		       DC_atype_i)

#endif