summaryrefslogtreecommitdiff
path: root/shared-core/radeon_state.c
diff options
context:
space:
mode:
authorDave Airlie <airlied@linux.ie>2004-10-10 05:52:19 +0000
committerDave Airlie <airlied@linux.ie>2004-10-10 05:52:19 +0000
commit3f02a793514a866401119efc74c20512f4732703 (patch)
tree08398f4dc0647e22b54cf5b12ed5f1ca3ce124af /shared-core/radeon_state.c
parent5654a78547d0903c0ea2c290cbfac6ea9e777b9a (diff)
Vladimir requested support so we can at least load r300 microcode for
helping 2D operations. Ups radeon to version 1.12.0, Vladimir, you might want to add any extra pciids... Approved-by: Dave Airlie <airlied@linux.ie>
Diffstat (limited to 'shared-core/radeon_state.c')
-rw-r--r--shared-core/radeon_state.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/shared-core/radeon_state.c b/shared-core/radeon_state.c
index 325ce070..1b694304 100644
--- a/shared-core/radeon_state.c
+++ b/shared-core/radeon_state.c
@@ -798,7 +798,7 @@ static void radeon_cp_dispatch_clear(drm_device_t * dev,
* rendering a quad into just those buffers. Thus, we have to
* make sure the 3D engine is configured correctly.
*/
- if (dev_priv->is_r200 && (flags & (RADEON_DEPTH | RADEON_STENCIL))) {
+ if ((dev_priv->microcode_version == UCODE_R200) && (flags & (RADEON_DEPTH | RADEON_STENCIL))) {
int tempPP_CNTL;
int tempRE_CNTL;