

P01: TITLE
P02: R-CarH3_SD/QSPI
P03: R-CarH3_DU/LBSC
P04: R-CarH3_USB/HDMI
P05: R-CarH3_NEW_POW1
P06: R-CarH3_NEW_POW2
P07: R-CarH3_LPDDR_POW
P08: HDMI_OUT/USB2.0/SD
P09: MMC0
P10: EtherAVB(GbPHY)
P11: Audio(AK4613VQ)
P12: DEBUG_SCIF/LED/TactSW
P13: R-CarH3_Mode_Setting
P14: R-CarH3_Module_I/F
P15: POWER PMIC

R-CarH3-SiP System Board “ULCB/H3 Sterter Kit”

RTP0RC7795SKB00010S

Rev.1.01

[Design Note]
There is a possibility of mount
to change the parts of the model number
X23 FA-128 25.00000 MHz 20.0 +10.0-10.0

CL = 20pF(typ.)

I2Cslave address: 1101_010X
Read:HD5 Write: HD4
Versaclock5
5P49V5925B


Output Impedance : 17ohm
Dumping resistor : 33ohm
Total : 50ohm

Note.
1. Set OEn bit to output clock.
2. I2C is 3.3V signal.
3. C752(0.10uF) is for pin 5

Versaclock5 have Internal Pull-down Resistor(100k-300k)
CLKIN
CLKINB
SEL1/SDA
SEL0/SCL
OUT0_SEL_I2CB --> 0 = Use I2C (Default)
CLKSEL --> 0 = XIN/REF, XOUT (Default)
1 = CLKIN, CLKINB
SD/OE --> OE and active low

Layout Note:
Following signals need Ground guard.

DU_DOTCLKIN0_18
DU_DOTCLKIN0_18 until U61-pin20
DU_DOTCLKIN1_18
DU_DOTCLKIN1_18 until U61-pin14
DU_DOTCLKIN2_18
DU_DOTCLKIN2_18 until U61-pin11
DU_DOTCLKIN3_18
DU_DOTCLKIN3_18 until U61-pin17
EXTAL_18 until X4-pin3
EXT_LPO
EXTALR_SOC, EXTALR_SOC until X5-pin3,
CLKOUT_SOC,CLKOUT
TCK_18
WEOn [CAN_CLK(40MHz)]



Be careful !!
See Pin Assignment.

DU_CLK(1.8V)
DU_DOTCLKIN0
DU_DOTCLKIN1
DU_DOTCLKIN2
DU_DOTCLKIN3

LBSC_D(3.3V)

LBSC_A/DU(3.3V)

CPG(1.8V)

LBSC/DU(3.3V)

RESET

INTC

I2C(3.3V)

IIC_DVFS(3.3V)

AVS(3.3V)

SYSTEM(1.8V)









MLB(3.3V)

R-CarH3SiP


R-CarH3 DU/LBSC

R-CarH3-SIP System Board "ULCBH3 Starter Kit"		
Size	Document Number	Rev
A2	R-CarH3-SIP System Board "ULCBH3 Starter Kit"	1.01
Date:	Friday, June 17, 2016	Sheet 3 of 16


GP6_30/INTRQ1 [AUDIO_CLKOUT2_B(50MHz)]
GP6_31/INTRQ2 [AUDIO_CLKOUT2_B(50MHz)]






TXRTUNE_n (n=0,1,2)
 Pull-down(GND): 200ohm +1% 100ppm/°C
 USB3Sn_RESREF (n=0,1)
 Pull-down(GND): 200ohm +1% 100ppm/°C
 PCIEn_RESREF (n=0,1)
 Pull-down(GND): 200ohm +1% 100ppm/°C
 SATA_RESREF
 Pull-down(GND): 200ohm +1% 100ppm/°C
 CSIn_REXT (n=0-3)
 Pull-down(GND): 4.02kohm
 HDMIn_RREF (n=0,1)
 Pull-down(GND): 1620ohm +1%



LVDS0 five pairs.
(1) Matched trace length.
(2) Differential Impedance= 100 ohm





R-CarH3SiP

Note: This terminal is connected to the power supply on the SIP.


R-CarH3 LPDDR_POWER

Title			
R-CarH3-SIP System Board "ULCBM3 Sterile Kit"			
Size A2	Document Number		Rev
	R-CarH3-SIP System Board "ULCBM3 Sterile Kit"		1.01
Date:	Friday, June 17, 2016	Sheet	7 of 15

Matched trace length from SoC until CN16
HDMI0_TMDSDATAP2, HDMI0_TMDSDATAN2
HDMI0_TMDSDATAP1, HDMI0_TMDSDATAN1
HDMI0_TMDSDATAP0, HDMI0_TMDSDATAN0
HDMI0_TMDSCLKP, HDMI0_TMDSCLKN


The diagram shows three D3.3V voltage sources. The first two sources are connected to a common node that leads to resistor R245. The third source is connected to a separate node that leads to resistor R244.

TMDS four pairs.
(1) Matched trace length.
(2) Differential Impedance= 100 ohm ^{CN4}




0

CN5



D3.3V D3.3V

Note: α CRF = 2.

8)

Title			
R-CarH3-SIP System Board "ULCBH3 Sterile Kit"			
Size A2	Document Number R-CarH3-SIP System Board "ULCBH3 Sterile Kit"		Rev 1.01
Date:	Friday, June 17, 2016	Sheet 8 of 15	



[Pin Function]

SD2_DAT0 / MMC0_DTA0
SD2_DAT1 / MMC0_DTA1
SD2_DAT2 / MMC0_DTA2
SD2_DAT3 / MMC0_DTA3
SD1_DAT0 / MMC0_DTA4
SD1_DAT1 / MMC0_DTA5
SD1_DAT2 / MMC0_DTA6
SD1_DAT3 / MMC0_DTA7


SD2_CMD / MMC0_CMD

SD2_CLK / MMC0_CLK

SD2_DS / MMC0_DS

[Design Note]
Sets pull-down resistor(47kohm) at the DS pin.
For detail, See "Table 217 - HS400 Capacitance and Resistors on eMMC specification" in JESD84-B51.pdf


<2.3,13,14,15> PRESETn_18 R625 0 0603



[Design Note]
NAND Memory Power(VCC): 2.7 - 3.6V
eMMC Interface Power(VCCQ): 1.70-1.95V

eMMC(1.8V)


U22A KLMBG4GESD-B03P



[Candidate of Part Number]
(1) samsung, KLMBG4GESD-B03P
(2) micron, MTFC16GAKAECN-AIT
(3) smt, under development.

[Design Note]
There is a possibility of mount to change the parts of the model number

U22 SM662PXB AC



Layout Note:
Following signals need Ground guard.

MMC0_CLK_V, eMMC_CLK_18

Layout Note:
Matched Trace Length from R-CarH3-SiP to eMMC. max 400Mbps/pin

Group 1
MMC0_DTA[7:0]_LV + eMMC_D[7:0]_18
MMC0_CMD_V + eMMC_CMD_18
MMC0_CLK_V + eMMC_CLK_18
MMC0_DS_V + eMMC_DS_18

MMC0



9

Title			
R-CarH3-SiP System Board "ULCBH3 Sterile Kit"			
Size	Document Number	Rev	
A2	R-CarH3-SiP System Board "ULCBH3 Sterile Kit"	1.01	
Date:	Friday, June 17, 2016	Sheet	9 of 15

Unmount	Mount	Change value
R642	C985	1000nm ->220nm
R648	R643	R724
R654	R644	R725
R660	R651	R726
R665	R652	R727
R669	R656	R728
R641	R657	R729
R647	R662	
R653	R663	
R659	R666	
R664	R667	
R668	R670	
R645	R671	
R649	R672	
R658	R673	
R661	R874	
	R875	




Title		R-CarH3-SIP System Board "ULCB/H3 Sterile Kit"	
Size	Document Number		Rev
A2	R-CarH3-SIP System Board "ULCB/H3 Sterile Kit"		1.01
Date:	Friday, June 17, 2016	Sheet	10 of 15



GPLED / Tact Switch


General Purpose LEDs or Tactile Switches
Following LEDs and Switches are connected to GPIO of R-CarH3-SIP



Layout Note:
Following signals need Ground guard.

CPLDCLK
BS1_TCK


[Design Note]
There is a possibility of mount
to change the parts of the model number




List of CPLD Functions

Local Bus State Controller(LBSC_D)
->>> ExD0
Local Bus State Controller(LBSC_A/DU)
->>> ExA0
Local Bus State Controller(LBSC/DU)
Clock-Synchronized Serial Interface(MSIOF)
QSPI Select SW Signal
->>> QSPI_CPLDSW
Reset Signal for H3 SoC [PRESETn_18 signal level conversion]
->>> PRESETn_33
PMIC Manual Reset Signal
->>> PRESET_SYSZ_PMIC
Reset Signal [From LUCY]
->>> PRESET_SYSZ
Mode setting Signal
->>> Mode_Pin0...
BKUP_REQB
->>> BKUP_REQB
->>> Back Up Set Up Finish Signal
Back Up Setup Start Signal [SDRAM Backup Signal]
->>> BKUP_TRG, SYS_TRG
BOOST
->>> DVFS Boost Signal
DVFS_PGD
->>> DVFS Power Good Signal
CPLD Reset Signal
->>> PRESETOUTn
CPLD Reference Clock
->>> CPLDCLK
LED/Tact Switch
->>> L_LED/TSW0...
PWM

Mode Setting CPLD




Mode setting Signal




CN1 : COM Express Connector
U1 : R-CarH3 SiP
U72 : PMIC BD9571MWV-M
U88 : CPLD 5M240ZM100
U89 : BUS SWITCH SN74CB3Q3245RGYR


Local Bus State Controller(LBSC_D)




Local Bus State Controller(LBSC_A/DU)



Local Bus State Controller(LBSC/DU)



Reset Signal for H3 SoC [PRESETn_18 signal level conversion]



CPLD Reset Signal




PMIC Manual Reset Signal



Reset Signal [From LUCY]



Clock-Synchronized Serial Interface(MSIOF)



PWM




Back Up Setup Start Signal [SDRAM Backup Signal]



BKUP_REQB(Back Up Set Up Finish Signal)



BOOST(DVFS Boost Signal)



DVFS_PGD(DVFS Power Good Signal)



QSPI Select SW Signal



LED/Tact Switch Signal



R-CarH3 MODE Setting

R-CarH3-SP System Board "ULCBH3 Starter Kit"		
Size	Document Number	Rev
A2	R-CarH3-SP System Board "ULCBH3 Starter Kit"	1.01
Date:	Friday, June 17, 2016	Sheet 13 of 16

○ Matched trace length and Differential Impedance

