

R-CarD3 System Evaluation Board "Draak" RTP0RC77995SEB0010S

Rev0.29

Preliminary

CONFIDENTIAL

- PAGE01 : TITLE
- PAGE02 : R-CarD3_IO
- PAGE03 : R-CarD3_DU/VI4
- PAGE04 : R-CarD3_DDR3
- PAGE05 : R-CarD3_POWER
- PAGE06 : DDR3_SDRAM
- PAGE07 : MODE_SW
- PAGE08 : QSPI_FLASH/Hyper_FLASH
- PAGE09 : USB2.0
- PAGE10 : MMC0
- PAGE11 : DU_ARGB
- PAGE12 : LVDS(SW)
- PAGE13 : LVDS0(SINGLE OUT)
- PAGE14 : LVDS0(HDMI OUT)
- PAGE15 : LVDS1(SINGLE/HSSTP OUT)
- PAGE16 : VI4(HDMI_IN)
- PAGE17 : VI4(HDMI_POWER)
- PAGE18 : VI4(CVBS_IN)
- PAGE19 : EtherAVB(GbPHY, PHY_CN)
- PAGE20 : Audio(AK4613VQ)
- PAGE21 : DEBUG_SCIF/LED/TactSW
- PAGE22 : CAN/MOST_CN
- PAGE23 : EXIO_CN
- PAGE24 : POWER_IN/5V
- PAGE25 : POWER(1.8V/1.35V)
- PAGE26 : POWER(1.03V/2.5V)
- PAGE27 : POWER(3.3V)
- PAGE28 : MCU_BOARD_CN/RST
- PAGE29 : EMI_CAP

File			
R-CarD3 System Evaluation Board(Draak)			
Size	Document Number	Rev	
Az	R-CarD3 System Evaluation Board(Draak)	0.29	
Date:	Tuesday, July 25, 2017	Sheet	1 of 29

Preliminary

Layout Note:
Following signals need Ground guard.



AUDIO_CLKA
SCIF_SCK1/AUDIO_CLKOUT1/GP4_22
AUDIO_CLKOUT/SSI_SCK4
CAN_CLK/IRQ5/GP5_02_D3 until X13-pin3

MMC0_CLK,eMMC_CLK_18
AVB0_TXCREFCLK_VL
AVB0_TXC_VL
AVB0_RXC_VL
QSPI0_SPCLK_18
QSPI1_SPCLK_18

Layout Note:
As short as possible from U1(D3) to two Rxxx.




Want level




Layout Note:
Following signals need Ground guard.

MMC_CLK_V,eMMC_CLK_18,EX_MMC_CLK_V

CAN Clock



For LCD Backlight Control




CONFIDENTIAL

Preliminary

Layout Note:
Following signals need Ground guard.



DU_DOTCLKIN0 until X12 3pin
DU_DOTCLKOUT0
VH4_CLK
XTAL_18,EXTAL_18
PRESETn_18
TCK_18




R-CarD3 System Evaluation Board(Draak)		
File		
Size	Document Number	Rev
Az	R-CarD3 System Evaluation Board(Draak)	0.29
Date:	Tuesday, July 25, 2017	Sheet 3 of 29

Layout Note:
Following signals need Ground guard.

MCK0, MCK0_N




USB one pairs.
(1) Matched trace length.
(2) Differential Impedance= 90 ohm




LVDS0 five pairs.
(1) Matched trace length.
(2) Differential Impedance= 100 ohm

LVDS1 five pairs.
(1) Matched trace length.
(2) Differential Impedance= 100 ohm









R-CarD3 socket hole is connected to GND.



R-CarD3_DDR3


R-CarD3 System Evaluation Board(Draak)		Rev
File	Document Number	0.29
Size	Document Number	
Az	Document Number	
Date:	Tuesday, July 25, 2017	Sheet 4 of 29





R-CarD3 System Evaluation Board(Draak)		
File		
Size	Document Number	Rev
Az	R-CarD3 System Evaluation Board(Draak)	0.29
Date:	Tuesday, July 25, 2017	Sheet 5 of 29

Layout Note:
Following signals need Ground guard.

MCK0,MCK0_N



Layout Note:
For differential termination,
Location resistance "R20,R21"
Location capacitor "C82"
Pin near the M1 of CK / CK# .




DDR3_SDRAM

File R-CarD3 System Evaluation Board(Draak)		
Size A2	Document Number R-CarD3 System Evaluation Board(Draak)	Rev 0.29
Date Tuesday, July 25, 2017	Sheet 6	of 29

Layout Note:
Mode switches must be placed on Top Layer.

Layout Note:
MD* Line reduce a stub as much as possible.


MODE SW



File			R-CarD3 System Evaluation Board(Draak)		
Size	Document Number	Rev			
A2	R-CarD3 System Evaluation Board(Draak)	0.29			
Date:	Tuesday, July 25, 2017	Sheet	7	of	29

Layout Note:
As short as possible from D3 to Hyper Flash.
(Assume that it's taken top priority over other wiring.)

Layout Note:
(1)As short as possible from D3 to Hyper Flash.
(2)Branches from the nearby Hyper Flash side to the SW1,SW2.
As short as possible from D3 to SW1, SW2.



< U86 Table >

	R941, R943, R944, R945, R946	R942	R948
S26K512SDPBHV02	Mount	Mount	Mount
MT35X01KAU512ABA	No Mount	Mount	No Mount
MT25LI01E1245G	No Mount	No Mount	No Mount

[Design Note]
SW42, R949, R950=Used in mt35xqlkaU512ABA

Layout Note:
-QSPI0_MOSI_I00_18, QSPI0_MISO_I01_18, QSPI0_IO2_18, QSPI0_IO3_18, QSPI1_MOSI_I00_18, QSPI1_MISO_I01_18, QSPI1_IO2_18, QSPI1_IO3_18 (=DQ[0:7] line) and QSPI1_SSL_T8-RDS_FLASH_18 should have the same number of vias and layer changes. (recommended to route the DQ[0:7] line and QSPI1_SSL_18-RDS_FLASH_18 on the same signal layer.)

-QSPI0_SPCLK_18 and QSPI1_SPCLK_18 should be routed in a coplanar fashion while maintaining single ended impedance of 50 ohms and differential impedance of 100 ohms (nominal value).


-Length matching recommendations

Signal Group	Length Match Tolerance
QSPI0_SPCLK_18 to QSPI1_SPCLK_18	+/- 10mils
QSPI1_SSL_18-RDS_FLASH_18 to DQ[0:7] line	+/- 25mils
DQx[0-7] line to DQy[0-7] line	+/- 50mils
QSPI0_SPCLK_18/QSPI1_SPCLK_18 to DQ0-7 line	+/- 500mils
QSPI0_SPCLK_18/QSPI1_SPCLK_18 to QSPI0_SSL_18 - CSn_FLASH_18	+/- 1500mils
QSPI0_SPCLK_18/QSPI1_SPCLK_18 to QSPI1_SSL_18-RDS_FLASH_18	+/- 1500mils
RPC_RESEn_18 to QSPI0_SSL_18 - CSn_FLASH_18	+/- 2000mils

It is recommended to keep the RPC_RESEn_18 trace short.

-Additionally refer to "HyperBus memory PCB Design Recommendation"

EX-SPI Connector (QSPI0)



EX-SPI Connector (QSPI1)




EX-SPI-Flash-Board generate V10=1.8V from D3.3V for internal using.

Layout Note:
From SW to PinHeader will be wiring so that it is not visible to the stub becomes a branch.

SW : SW1, SW2
PinHeader : CN3, CN4

I2C EEPROM






I2Cslave address: 1010_000x
Read: 0xA1, Write: 0xA0
[Design Note] WP=GN means writeable. VCC range=1.7V ~ 5.5V

QSPI_FLASH/Hyper_FLASH 8

R-CarD3 System Evaluation Board(Draak)		
File		
Size	Document Number	Rev
Az	R-CarD3 System Evaluation Board(Draak)	0.29
Date:	Tuesday, July 25, 2017	Sheet 8 of 29

Layout Note:
As short as possible from CN9 to L61, ZR1 and ZR2.
Reduce Stub.











Layout Note:
Following signals need Ground guard.
eMMC_CLK_18




Layout Note:
Matched Trace Length from R-CarD3 to eMMC. max 200Mbps/pin

Group 1
MMC_DTA[7:0]_V + eMMC_D[7:0]_18
MMC_CMD_V + eMMC_CMD_18
MMC_CLK_V + eMMC_CLK_18






LVDS0 (SINGLE OUT)



Be careful !!
 See Pin Assignment.



- [1]Tx4+
 - [3]Tx4-
 - [5]GND
 - [7]Tx2+
 - [9]Tx2-
 - [11]GND
 - [13]Tx0+
 - [15]Tx0-
 - [17]GND
 - [19]CLK+
 - [21]CLK-
 - [23]GND
 - [25]Tx1+
 - [27]Tx1-
 - [29]GND
 - [31]Tx3+
 - [33]Tx3-
 - [35]GND
 - [37]Tx5+
 - [39]Tx5-
- <12> MUX_LVDS1_CH2_HSSTP_1_P
 - <12> MUX_LVDS1_CH2_HSSTP_1_N
 - <12> MUX_LVDS1_CH0_HSSTP_1_P
 - <12> MUX_LVDS1_CH0_HSSTP_1_N
 - <12> MUX_LVDS1_CLK_HSSTP_1_P
 - <12> MUX_LVDS1_CLK_HSSTP_1_N
 - <12> MUX_LVDS1_CH1_HSSTP_1_P
 - <12> MUX_LVDS1_CH1_HSSTP_1_N
 - <12> MUX_LVDS1_CH3_HSSTP_1_P
 - <12> MUX_LVDS1_CH3_HSSTP_1_N
- [2]VREF
 - [4]TCK
 - [6]GND
 - [8]TMS
 - [10]nTRST
 - [12]GND
 - [14]TDI
 - [16]TDO
 - [18]GND
 - [20]HSRST
 - [22]DBGREQ
 - [24]GND
 - [26]DBGACK
 - [28]RTCK
 - [30]GND
 - [32]TRIGIN
 - [34]TRIGOUT
 - [36]Reserved
 - [38]Reserved
 - [40]Reserved



File			
R-CarD3 System Evaluation Board(Draak)			
Size	Document Number	Rev	
Az	R-CarD3 System Evaluation Board(Draak)	0.29	
Date:	Tuesday, July 25, 2017	Sheet	15 of 29

Layout Note: Connect the shell of 10029449-001R1LF with ground. The 10029449-001R1LF has four through holes.


Layout Note: Connect INx with OUTx under the RCLAMP0524. See below figure.

Place at Top layer.


Layout Note: Following signals need Ground guard. ADV7612_XTALP(until X15) L_LLC -> VI4_CLK



Note: Shorts HPA_A to GND when board powered down.




Note: HPD A LED




Note: RB520SM-30FH VF(max)=0.51V@IF=100mA

Note: CEC(Consumer Electric Control Channel)




Do not stuff

Layout Note: The ADV7612 has EXPOSED PAD(pin0) at bottom side. Connect that EXPOSED PAD(pin 0) to the GND.



Layout Note: Switches must be placed on Top Layer.





Matched trace length. SW ON : HDMI->VI4 route ON SW OFF : HDMI->VI4 route OFF

[Design Note] The VI4_VSYNCR pin of the R-CarD3 has an internal pull-up resistor in the initial state. The external pull-down resistor should be mounted at the VI4_VSYNCR to cancel that effect.


VI 4 (HDMI_IN)

Table with 3 columns: File, Size, Date. Row 1: R-CarD3 System Evaluation Board(Draak). Row 2: Document Number. Row 3: R-CarD3 System Evaluation Board(Draak). Row 4: Date: Tuesday, July 25, 2017. Row 5: Sheet 16 of 29.


Load switch for ADV7612W




Layout Note:
DVDDIO Decoupling - As close to DVDDIO pins of ADV7612 as possible




Layout Note:
TVDD Decoupling - As close to TVDD pins(pin4, pin7, pin10) of ADV7612 as possible



Layout Note:
DVDD Decoupling - As close to DVDD pins of ADV7612 as possible



Layout Note:
CVDD Decoupling - As close to CVDD pins(pin1, pin13) of ADV7612 as possible




Layout Note:
PVDD Decoupling - As close to PVDD pins of ADV7612 as possible



File: R-CarD3 System Evaluation Board(Draak)			
Size: Az	Document Number: R-CarD3 System Evaluation Board(Draak)	Rev: 0.29	
Date: Tuesday, July 25, 2017	Sheet: 17	of: 29	

Layout Note:
Following signals need Ground guard.
ADV7180W_XTALI(until X16)
VI_CVB SIN_LL_C -> VI4_CLK
CN42 -> U41 19pin



Layout Note:
Switches must be placed on Top Layer.



SW ON : CVBS->VI4 route ON
SW OFF : CVBS->VI4 route OFF

I2C bus slave address:
H'40 for write, H'41 for read.
(ALSB=0)

PRESETIN_{0,3}




Layout Note:
LOCATE CLOSE TO, AND ON THE SAME PLANE AS THE ADV7180.

Layout Note:
KEEP CLOSE TO THE ADV7180 AND ON THE SAME PLANE OF PCB AS THE ADV7180.

Layout Note:
ADV7180WBCP32Z has an exposed pad at bottom side. Connect to GND(Digital GND).




Load switch for ADV7180W




File R-CarD3 System Evaluation Board(Draak)		
Size	Document Number	Rev
Az	R-CarD3 System Evaluation Board(Draak)	0.29
Date:	Tuesday, July 25, 2017	Sheet 18 of 29

Ethernet AVB GbPHY and PHY Connector


Layout Note:
As short as possible from junction of AVB0_xxx_VL to two Rxxx.



Layout Note:
Matched Trace Length from R-CarD3 to KSZ9031. (max 250Mbps/pin)




Gigabit Ethernet Transceiver with RGMII Support




Layout Note:
The KSZ9031RNX has Paddle Ground (pin49) at bottom side. Connect that PAD(pin 49) to the GND.


Strapping Options for KSZ9031RNX



Ethernet AVB PHY Connector




RJ45 with integrated magnetics




Layout Note:
Following signals need Ground guard.

AVB0_TXCREFCLK_VL, CLK125LEDMD_VL (125MHz)
AVB0_TXC_VL, KSZ_GTX_CLK, EX_GTX_CLK (125MHz)
AVB0_RXC_VL, KSZ_RX_CLK, EX_RX_CLK (125MHz)


Controls LEDs in the RJ45 connector



LC filters for KSZ9031RNX





Local Regulator for KSZ9031RNX, PHY Connector




Layout Note:
The ADP1707 has EXPOSED PAD(pin9) at bottom side. Connect that EXPOSED PAD(pin 9) to the GND.

R-CarD3 System Evaluation Board(Draak)		
File	Document Number	Rev
Size	R-CarD3 System Evaluation Board(Draak)	0.29
Az		
Date:	Tuesday, July 25, 2017	Sheet 19 of 29

AUDIO (SSI3/4) I/F




Layout Note:
The neighborhood arrangement of X11 and X18.




Layout Note:
Following signals need Ground guard.

V14_FIELD/SCIF_CLK/AUDIO_CLKB until X11-pin3, X18-pin3
EX_AUDIO_CLKB until X11-pin3
L_CLKOUT/AUDIO_CLKA, EX_AUDIO_CLKA
SCIF_SCK1/AUDIO_CLKOUT1/GP4_22




Layout Note:
Following signals need Ground guard.
AUDIO_CLKOUT/SSI_SCK4
L_OUT_R, AKM_OUT_R until CN52
L_OUT_L, AKM_OUT_L until CN52
L_RIN1, AKM_IN_R until CN24
L_LIN1, AKM_IN_L until CN24

Audio Clock for 48kHz, 96kHz, and for EtherAVB




AUDIO (AK4613VQ)

R-Card3 System Evaluation Board(Draak)		
File		
Size	Document Number	Rev
Az	R-Card3 System Evaluation Board(Draak)	0.29
Date:	Tuesday, July 25, 2017	Sheet 20 of 29




GPLED / Tact Switch




R-CarD3 System Evaluation Board(Draak)			
File			
Size	Document Number	Rev	
Az	R-CarD3 System Evaluation Board(Draak)	0.29	
Date:	Tuesday, July 25, 2017	Sheet	21 of 29


CAN0 I/F



CAN1 I/F



MOST CN



Layout Note:
As short as possible from U1(D3) to CN45.

Layout Note:
R1403,R1404,R1405 arrange in Top Layer.
Reduce stub.

CAN/MOST_CN


File R-CarD3 System Evaluation Board(Draak)		
Size Az	Document Number R-CarD3 System Evaluation Board(Draak)	Rev 0.29
Date Tuesday, July 25, 2017	Sheet 22	of 29

Preliminary


Layout Note:
 Following signals need Ground guard.

- EX_CAN_CLK/IRQ5/GP5_02,
- EX_MMC_CLK_V,
- V4_CLK_DU_DOTCLKOUT0,
- MLB_CLK,
- EX_AUDIO_CLKA
- EX_AUDIO_CLKB
- AUDIO_CLKOUT/SSI_SCK4
- SCIF_SCK1/AUDIO_CLKOUT1/GP4_22
- V4_FIELD/SCIF_CLK/AUDIO_CLKB
- AUDIO_CLKA
- PRESETn_18


#[EXIO_A]
 EXIO Connector A
 (SSI,MSIOF,SCIF,I2C,CAN,TPU I/F)



#[EXIO_B]
 EXIO Connector B
 (eMMC/NAND,V4 I/F)



#[EXIO_C]
 EXIO Connector C
 (DU,TCON I/F)



CONFIDENTIAL



EXIO_CN

23


File R-CarD3 System Evaluation Board(Draak)		
Size Az	Document Number R-CarD3 System Evaluation Board(Draak)	Rev 0.29
Date Tuesday, July 25, 2017	Sheet 23	of 29

It is impossible to supply DC5.0V and DC3.3V through CN30 and CN36.


It is prohibited to supply more than DC12.0V .




D5.0V Generate



Layout Note:
One Point Ground





ACC SW






Power IN/5V

R-CarD3 System Evaluation Board(Draak)		
File	R-CarD3 System Evaluation Board(Draak)	
Size	Document Number	Rev
Az	R-CarD3 System Evaluation Board(Draak)	0.29
Date:	Tuesday, July 25, 2017	Sheet 24 of 29



POWER (1.8V/1.35V)






[DesignNote]
 - Variable Voltage 4V - 2.5V
 R1175 23.7K
 R1176 21.0K
 R1177 10K
 VR5 Stuff

REF1	REF2	VDOUT
$21.0k + (23.7k / 100k) = 40.1k$	10k	4.0V
$21.0k + (23.7k / 0k) = 21.0k$	10k	2.5V
31.25k	10k	3.3V(300)


*VFB=0.8V




POWER (2.5V)

File R-CarD3 System Evaluation Board(Draak)		
Size	Document Number	Rev
Az	R-CarD3 System Evaluation Board(Draak)	0.29
Date:	Tuesday, July 25, 2017	Sheet 27 of 29


MCU BOARD CONNECTOR



Be careful !!
See Pin Assignment.




RESET SIGNAL GENERATE



MCU_BOARD_CN/RST

File		
R-CarD3 System Evaluation Board(Draak)		
Size	Document Number	Rev
Az	R-CarD3 System Evaluation Board(Draak)	0.29
Date:	Tuesday, July 25, 2017	Sheet 28 of 29

For EMI.



BOARD HOLE

BOARD hole is connected to GND.

