Wayland & V4l2 performance proposal - V4l2 dma cache mentenance optimization

12/07/2016 KURO.

OPEN SOURCE DEVELOPMENT CENTER SECTION 3 RENESAS ELECTRONICS CORPORATION



AGENDA

- V4I2 performance proposal using wayland compositor
 - Introduction: About Wayland/Weston and V4l2
 - Performance target and issue
 - Our investigate result, and approaches (for local patch).
- Appendix
 - Show another requests for long term or middle term .
- Appendix 2
 - Introduce customer's requirement, and HW data flow.




Introduction


- About Weston (Wayland compositor) & V4l2

- Weston is Window system.
- Weston is SW architecture as compositor.
 - It compose output surface from some input buffers.
 - It has rendering component, called "renderer".
 Weston can select one "renderer" to use HW resource.
- The figure shows typical renderers.
 - 1. gl-rendere (GPU): OpenGLES API, it is default renderer.

Name	HW	ΑΡΙ	Remarks				
gl-renderer	GPU	OpenGL/ES 2.0	Default renderer				
pixman-renderer	CPU	Pixman library	For reference SW				
v4l2-renderer	VSP	V4I2	Renesas Original SW				
 <u>http://events.linuxtoundation.org/sites/events/files/sildes/als2</u> 							







© 2016 Renesas Electronics Corporation. All rights reserved. RENESAS CONFIDENTIAL

RENESAS


Performance TARGET and issue

• Target : It must complete within 1vsync, i.e. within 16.6ms.

However,

- 1. HW processing time for composition increase in proportion to resolution. (Full HD size : about 8000us.)
- 2. VSP has only 5 inputs (Gen2 vsp has 4 inputs).
 - When the number of surface is over 5, VSP composition should takes twice or over. When there is 8 surface images,
 - 1st : 5 surface is composed.
 - 2nd : 3 surface and one output buffer.
- 3. Not only HW over head, but also SW overhead should be reduced.


(Panasonic said "100 μ s or less") <= 1% of 16.6ms



Example (Timing Chart)

• When there are 8 input surfaces, so VSP should run twice in 1vsync.


- Surface information (size/position) changes. These parameter should be set every time.






Example (Timing Chart) : problems

There is extra process time except HW.
 In out investigation, it is cased QBUF/DQBUF. It takes long time.




Why this CPU load is problem?

- We found out V4I2 CPU load is caused CPU cache flush process. But, this memory area is non-cached.



Modification overview in Gen2 (It is just for customer's patch)



Conclusion


- We investigate and resolved in Gen2. We confirmed that It is effective.
- However, the patch is released for only 1 customer. Neither renesas BSP nor upstream.
- It is related for v4l2 framework and v4l2 interface, not related platform driver (vsp1), so that we have requested for you.



Appendix - Another Request For Media




11





SW component for Gen2 (VSP-D / VSP-S /FDP)




OSS

MMP

ページ 13

Current Renesas BSP component in Gen3




ページ 14

RENESAS

MMP

OSS

Finally Gen3 platform propose



© 2016 Renesas Electronics Corporation. All rights reserved. RENESAS CONFIDENTIAL

ページ 15

RENESAS

MMP

OSS

FUTURE REQUEST (SHORT /MIDDLE TERM)

Problem/request	Term	Category	Priority	Status/remarks
To be fix VSP CMS I/F	on going	New function	High	Already requested.
FDP driver	on going	New driver	Middle	Already requested.
UDS/WPF Image Partition	Short/Middle term	Function expand	High	Already requested.
Request API	Short/Middle term	Performance	High	Already requested.
New I/F for Virtual Input (RPF via V4I2&libDRM)	Short/Middle term	Function expand (Add I/F) (based on Customer Use-case)	Middle	Not yet request.
Up/down scale video surface during stream-on.	Short/Middle term	Customer Use-case. (based on Customer Use-case)	Middle	Not yet request
FCP Lossless (VSP(WPF) + FCPV)	Short/Middle term	Function expand (Add I/F)	Low	Low priority.
FCP Lossless (FDP + FCPC)	Short/Middle term	Function expand (Add I/F)	Low	Low priority.



FUTURE REQUEST (LONG TERM)

Problem/request	Term	Category	Priority	Remarks
Dma-cache reduce	Middle	Performance	Middle	Already requested.
Change the proper media_device_info value	Middle	Function expand	Middle	driver, model, bus_info etc. string is not proper.
VSPD Write-back	Middle	Function expand	Low	BSP has improved already. To be upstream
H3 ES2.0 and M3N /E3 VSPD-DU	Middle term	New SoC	Middle	BSP will improve at first in Japan. To be upstream soon.
Compatible support format between VIN and VSP.	Middle term	System/Customer Use-case	Middle	Complete today
Multi process	Long term	System/Customer Use-case	High	Already discuss at Nov/2015.





