summaryrefslogtreecommitdiff
path: root/shared-core
AgeCommit message (Collapse)Author
2007-10-12i915: add superioctl support to i915Dave Airlie
This adds the initial i915 superioctl interface. The interface should be sufficent even if the implementation may needs fixes/optimisations internally in the drm wrt caching etc.
2007-10-10nouveau : nv10 and nv04 PGRAPH_NSTATUS are differentMatthieu Castet
2007-10-10nouveau: PMC_BOOT_1 was not mapped.Maarten Maathuis
2007-10-10nouveau: try to fix big endian.Stephane Marchesin
2007-10-07nouveau: A char is signed, so it may overflow for >NV50.Maarten Maathuis
2007-10-06nouveau : print correct value in nouveau_graph_dump_trap_info for nv04Matthieu Castet
2007-10-05Merge branch 'pre-superioctl-branch'Dave Airlie
2007-10-04nouveau: Remove excess device classes.Maarten Maathuis
2007-10-04nouveau: NV47 context switching voodoo + warningMaarten Maathuis
2007-10-04nouveau: Switch over to using PMC_BOOT_0 for card detection.Maarten Maathuis
2007-10-04nouveau: nv2a drm context switch support.Stephane Marchesin
2007-10-02nouveau: nv20 graph_create_context differencePekka Paalanen
nv20 writes the chan->id to a different place than nv28. This still does not make nv20 run nv10_demo.
2007-10-02nouveau: fix nv25_graph_context_initPekka Paalanen
It was writing 4x the data in a loop.
2007-10-02nouveau: nv20 graph context initStuart Bennett
2007-10-01nouveau: Fix dereferencing a NULL pointer when erroring out during ↵Maarten Maathuis
initialization.
2007-10-01nouveau: flip the ctx switch bit on. it seems to be ignored on nv34 but ↵Stephane Marchesin
causes nv30 issues.
2007-09-30nouveau : nv30 remove harcoded NV20_PGRAPH_CHANNEL_CTX_TABLEMatthieu Castet
2007-09-30nouveau : nv20_graph replace nouveau_graph_wait_idle by nouveau_wait_for_idleMatthieu Castet
Also clean PGRAPH_CHANNEL macros
2007-09-30nouveau: rename nv30_graph.c to nv20_graph.cPekka Paalanen
2007-09-30nouveau: nv30 graph function renames, removed nv20_graph.cPekka Paalanen
All nv30 functions in nv30_graph.c that can be used on nv20 are renamed as accordingly. nv20 specific parts from nv20_graph.c are moved into nv30_graph.c.
2007-09-30nouveau: graph ctx init nv25Pekka Paalanen
According to mmio_trace_900XGL.tar.bz2 by Evan Fraser the nv25 init is exactly the same as nv28 init.
2007-09-30nouveau: nv28 graph context initPekka Paalanen
2007-09-30nouveau: let nv20 hardware do ctx switching automatically.Pekka Paalanen
2007-09-30nouveau: Make nv20 use the nv30 PGRAPH ctx functions.Pekka Paalanen
2007-09-30nouveau: Change couple constants to symbols.Pekka Paalanen
2007-09-30nouveau: NV30 should never call nouveau_nv20_context_switch().Pekka Paalanen
2007-09-30nouveau : pgraph_ctx dynamic alloc for nv04, nv10Matthieu Castet
2007-09-30nouveau : nv04 don't use chan->pgraph_ctx arrayMatthieu Castet
This commit is a first step to dynamic alloc pgraph context on nv04, nv10.
2007-09-29nouveau : stop the fifo of the channel we are deletingMatthieu Castet
2007-09-29nouveau : nv1x fix strange corruptionMatthieu Castet
that appears when running glxgears and nouveau demo
2007-09-29radeon: Commit the ring after each partial texture upload blit.chaohong guo
This makes sure each blit starts as early as possible, which may improve texture upload performance in some cases.
2007-09-28nouveau : clean chan->pgraph_ctx stuff. We now do a static init of the array.Matthieu Castet
This avoid hardcoding pgraph_ctx size and potential buffer overflow.
2007-09-28Revert drm_i915_flip_t braindamageJesse Barnes
I should not have renamed this field. I should not have renamed this field. I should not have renamed this field. On the plus side, it was at least binary compatible.
2007-09-27Create memory pool for TT memoryAlan Hourihane
2007-09-25Hack out i915_mem_takedownJesse Barnes
We may want to make the old i915 memory manager obsolete eventually, and in the meantime the takedown causes problems on unload so remove it for now.
2007-09-25Merge branch 'master' into pre-superioctl-branchThomas Hellstrom
Conflicts: linux-core/drm_bo.c linux-core/drm_fence.c linux-core/drm_objects.h shared-core/drm.h
2007-09-25drm: use fence_class as name instead of classDave Airlie
2007-09-24Add 965GM macro bitsJesse Barnes
Update IS_MOBILE macro to include new IS_I965GM test.
2007-09-24Merge branch 'master' into modesetting-101 - TTM & typedef removalJesse Barnes
Conflicts: linux-core/drmP.h linux-core/drm_bo.c linux-core/drm_drv.c linux-core/drm_objects.h shared-core/drm.h shared-core/i915_dma.c shared-core/i915_drv.h shared-core/i915_irq.c Mostly removing typedefs that snuck into the modesetting code and updating to the latest TTM APIs. As of today, the i915 driver builds, but there are likely to be problems, so debugging and bugfixes will come next.
2007-09-22Add fence error member.Thomas Hellstrom
Modify the TTM backend bind arguments. Export a number of functions needed for driver-specific super-ioctls. Add a function to map buffer objects from the kernel, regardless of where they're currently placed. A number of error fixes.
2007-09-21Merge branch 'bo-set-pin'Eric Anholt
This branch replaces the NO_MOVE/NO_EVICT flags to buffer validation with a separate privileged ioctl to pin buffers like NO_EVICT meant before. The functionality that was supposed to be covered by NO_MOVE may be reintroduced later, possibly in a different way, after the superioctl branch is merged.
2007-09-21Add some more verbosity to drm_bo_set_pin_req comments.Eric Anholt
2007-09-21nouveau: fix ppc and get it right this time.Stephane Marchesin
2007-09-21nouveau: fix notifiers on PPC.Stephane Marchesin
2007-09-21nouveau: add some checks to the nv04 graph switching code.Stephane Marchesin
2007-09-19Merge branch 'origin' into bo-set-pinEric Anholt
2007-09-18i915: Reinstate check that drawable has valid information in i915_vblank_swap.Michel Dänzer
2007-09-18i915: Fix scheduled buffer swaps.Michel Dänzer
One instance of unlocking a spinlock was converted incorrectly when this code was fixed to build on BSD.
2007-09-18Add ioc32 compat layer for XGI DRM.Ian Romanick
2007-09-12Remove plane->pipe mapping from SAREA private after allJesse Barnes
We can figure out which pipe a given plane is mapped to by looking at the display control registers instead of tracking it in a new SAREA private field. If this becomes a performance problem, we could move to an ioctl based solution by adding a new parameter for the DDX to set (defaulting to the old behavior if the param was never set of course).