Age | Commit message (Collapse) | Author | |
---|---|---|---|
2007-05-08 | ttm: complete drm buffer object ioctl split | Dave Airlie | |
retain the op operation for validate/fence operations | |||
2007-05-08 | drm/ttm: ioctl cleanup for buffer object - user side only | Dave Airlie | |
This just cleans up the xf86drm.c to what I want and drm.h, I need to fix up the kernel internals to suit these changes now. I've moved to using struct instead of typedefs for the bo and it doesn't look that bad so I'll do the same thing for mm and fence.. | |||
2007-05-06 | drm/ttm: cleanup most of fence ioctl split out | Dave Airlie | |
2007-05-06 | drm/ttm: cleanup mm_ioctl ioctls to be separate ioctls. | Dave Airlie | |
This is the first bunch of ioctls | |||
2007-05-01 | Fix userspace ABI breakage from 3c384a9ad5f964709a237cfe035ea5d6df2da5fa. | Michel Dänzer | |
2007-04-29 | radeon: Don't mess up page flipping when a file descriptor is closed. | Michel Dänzer | |
There can still be other contexts that may use page flipping later on, so don't just unilaterally 'clean it up', which could lead to the wrong page being displayed, e.g. when running 3D apps with a GLX compositing manager such as compiz using page flipping. | |||
2007-04-28 | move i915 to new drm_wait_on function | Dave Airlie | |
2007-04-28 | remove DRM_GETSAREA and replace with drm_getsarea function | Dave Airlie | |
2007-04-26 | Revert "bug 7092 : add pci ids for mach64 in Dell poweredge 4200" | George Sapountzis | |
This reverts commit 255f3e6f76dfd267a14765dd1293229184298d89. Rage IIc does not have a vertex setup engine. | |||
2007-04-26 | freebsd: remove stray apperance of IN_MODULE. | George Sapountzis | |
The xserver no longer uses the libc-wrapper. | |||
2007-04-26 | Add new buffer object type for kernel allocations that don't initially have ↵ | Jesse Barnes | |
a user mapping. (cherry picked from commit 2e21779992bd5026d8ec4dea52466377dbe5a0ed) | |||
2007-04-23 | nouveau: fix wacky pci id | Stephane Marchesin | |
2007-04-17 | via: Make sure we flush write-combining using a follow-up read. | Thomas Hellstrom | |
2007-04-10 | nouveau: nv10 per channel init from ddx | Matthieu Castet | |
2007-04-09 | rs480: Renamed some unknown registers. See dri-devel list. | Oliver McFadden | |
2007-04-09 | nouveau: NV46 support | Ben Skeggs | |
2007-04-09 | radeon: bump version for IGPGART support | Dave Airlie | |
2007-04-09 | radeon: add support for reverse engineered xpress200m | Dave Airlie | |
The IGPGART setup code was traced using mmio-trace on fglrx by myself and Phillip Ezolt <phillipezolt@gmail.com> on dri-devel. This code doesn't let the 3D driver work properly as the card has no vertex shader support. Thanks to Matthew Garrett + Ubuntu for providing me some hardware to do this work on. | |||
2007-04-06 | i915: use breadcrumb macro everywhere | Dave Airlie | |
2007-04-06 | nouveau: make a note about a bit that breaks some cards | Ben Skeggs | |
2007-04-06 | nouveau: Power up all card units by default on startup. | Ben Skeggs | |
2007-04-03 | Make sure we ack irqs before we read a breadcrumb so that | Thomas Hellstrom | |
breadcrumb updates that occur _AFTER_ we've read the breadcrumb really generates a new IRQ. | |||
2007-04-02 | r300: Synchronize the register header file again. | Oliver McFadden | |
It's a good idea to keep these synchronized; even though the DRM doesn't use all the defines, maintaining two different copies is prone to errors when the diff gets bigger. | |||
2007-04-01 | nouveau: fix usage of PGRAPH_CTX_CONTROL on nv20+ | Matthieu Castet | |
http://gitweb.freedesktop.org/?p=mesa/drm.git;a=commitdiff;h=17985f07d68322519919a7f629a6d2d9bf3916ed could have broken some nvxx_graph code : it rename NV03_PGRAPH_CTX_CONTROL to NV10_PGRAPH_CTX_CONTROL, but forgot to update it in nvxx_graph file. Also when migrating init stuff in http://gitweb.freedesktop.org/?p=mesa/drm.git;a=commitdiff;h=674cefd4fe4b537a20a10edcb4ec5df55facca8e, NV04_PGRAPH_CTX_CONTROL is used everywhere but the old ddx code use NV_PGRAPH_CTX_CONTROL_NV04 or NV_PGRAPH_CTX_CONTROL. | |||
2007-04-01 | nouveau : nv10 ctx switch fix | Matthieu Castet | |
restoring NV10_PGRAPH_CTX_SWITCH1 now works | |||
2007-04-01 | nouveau : set the correct PGRAPH_CTX_CONTROL register | Matthieu Castet | |
"5a072f32 (Stephane Marchesin 2007-02-03 04:57:06 +0100" broke nv10 ctx switch by setting wrong PGRAPH_CTX_CONTROL reg | |||
2007-03-30 | Merge branch 'crestline-qa', adding support for the 965GM chipset. | Eric Anholt | |
2007-03-29 | nouveau: fix nv04 context switches. | Stephane Marchesin | |
2007-03-27 | drm/i915: set the bo up at firstopen time not after DMA init | Dave Airlie | |
This is required to use TTM to allocate the ring buffer. | |||
2007-03-27 | Merge git://proxy01.pd.intel.com:9419/git/mesa/drm into crestline | Nian Wu | |
2007-03-26 | nouveau: move card initialisation into the drm | Ben Skeggs | |
The PGRAPH init for the various cards will need cleaning up at some point, a lot of the values written there are per-context state left over from the all the hardcoding done in the ddx. It's possible some cards get broken by this commit, let me know. Tested on: NV5, NV18, NV28, NV35, NV40, NV4E | |||
2007-03-23 | Merge git://proxy01.pd.intel.com:9419/git/mesa/drm into crestline | Nian Wu | |
2007-03-23 | nouveau: rework nouveau_fifo_alloc() so the drm can create internal FIFOs | Ben Skeggs | |
2007-03-23 | nouveau: remove unused cruft | Ben Skeggs | |
2007-03-21 | Merge git://proxy01.pd.intel.com:9419/git/mesa/drm into crestline | Nian Wu | |
2007-03-21 | nouveau: support multiple channels per client (breaks drm interface) | Ben Skeggs | |
2007-03-19 | Merge git://proxy01.pd.intel.com:9419/git/mesa/drm into crestline | Nian Wu | |
2007-03-19 | more whitespace issues | Dave Airlie | |
2007-03-19 | whitespace cleanup pending a kernel merge | Dave Airlie | |
2007-03-14 | Merge git://proxy01.pd.intel.com:9419/git/mesa/drm into crestline | Nian Wu | |
2007-03-13 | r300: Renamed the CACHE_CTLSTAT values to include UNKNOWN in the name; not | Oliver McFadden | |
enough information is known about them to be sure as to what the values mean. | |||
2007-03-13 | Merge git://proxy01.pd.intel.com:9419/git/mesa/drm into crestline | Nian Wu | |
2007-03-13 | Add defines for the values written to R300_RB3D_ZCACHE_CTLSTAT. | Oliver McFadden | |
Note that just like the values written to R300_RB3D_DSTCACHE_CTLSTAT these values are really unknown; ideally more reverse engineering should be done to determine what these values mean and when they should be set. | |||
2007-03-13 | nouveau: make sure cmdbuf object gets destroyed | Ben Skeggs | |
2007-03-13 | nouveau: associate all created objects with a channel + cleanups | Ben Skeggs | |
2007-03-13 | nouveau: s/fifo/channel/ | Ben Skeggs | |
2007-03-13 | Corrected values written to R300_RB3D_DSTCACHE_CTLSTAT to either | Oliver McFadden | |
R300_RB3D_DSTCACHE_02 or R300_RB3D_DSTCACHE_0A, rather than hexadecimal values. | |||
2007-03-13 | Guess another unknown register used for R300 pacification. | Oliver McFadden | |
2007-03-12 | Merge git://proxy01.pd.intel.com:9419/git/mesa/drm into crestline | Nian Wu | |
2007-03-11 | nouveau: PUT,GET, not 2xPUT | Patrice Mandin | |