summaryrefslogtreecommitdiff
path: root/shared-core
AgeCommit message (Collapse)Author
2007-09-30nouveau : nv30 remove harcoded NV20_PGRAPH_CHANNEL_CTX_TABLEMatthieu Castet
2007-09-30nouveau : nv20_graph replace nouveau_graph_wait_idle by nouveau_wait_for_idleMatthieu Castet
Also clean PGRAPH_CHANNEL macros
2007-09-30nouveau: rename nv30_graph.c to nv20_graph.cPekka Paalanen
2007-09-30nouveau: nv30 graph function renames, removed nv20_graph.cPekka Paalanen
All nv30 functions in nv30_graph.c that can be used on nv20 are renamed as accordingly. nv20 specific parts from nv20_graph.c are moved into nv30_graph.c.
2007-09-30nouveau: graph ctx init nv25Pekka Paalanen
According to mmio_trace_900XGL.tar.bz2 by Evan Fraser the nv25 init is exactly the same as nv28 init.
2007-09-30nouveau: nv28 graph context initPekka Paalanen
2007-09-30nouveau: let nv20 hardware do ctx switching automatically.Pekka Paalanen
2007-09-30nouveau: Make nv20 use the nv30 PGRAPH ctx functions.Pekka Paalanen
2007-09-30nouveau: Change couple constants to symbols.Pekka Paalanen
2007-09-30nouveau: NV30 should never call nouveau_nv20_context_switch().Pekka Paalanen
2007-09-30nouveau : pgraph_ctx dynamic alloc for nv04, nv10Matthieu Castet
2007-09-30nouveau : nv04 don't use chan->pgraph_ctx arrayMatthieu Castet
This commit is a first step to dynamic alloc pgraph context on nv04, nv10.
2007-09-29nouveau : stop the fifo of the channel we are deletingMatthieu Castet
2007-09-29nouveau : nv1x fix strange corruptionMatthieu Castet
that appears when running glxgears and nouveau demo
2007-09-29radeon: Commit the ring after each partial texture upload blit.chaohong guo
This makes sure each blit starts as early as possible, which may improve texture upload performance in some cases.
2007-09-28nouveau : clean chan->pgraph_ctx stuff. We now do a static init of the array.Matthieu Castet
This avoid hardcoding pgraph_ctx size and potential buffer overflow.
2007-09-28Revert drm_i915_flip_t braindamageJesse Barnes
I should not have renamed this field. I should not have renamed this field. I should not have renamed this field. On the plus side, it was at least binary compatible.
2007-09-25drm: use fence_class as name instead of classDave Airlie
2007-09-21Merge branch 'bo-set-pin'Eric Anholt
This branch replaces the NO_MOVE/NO_EVICT flags to buffer validation with a separate privileged ioctl to pin buffers like NO_EVICT meant before. The functionality that was supposed to be covered by NO_MOVE may be reintroduced later, possibly in a different way, after the superioctl branch is merged.
2007-09-21Add some more verbosity to drm_bo_set_pin_req comments.Eric Anholt
2007-09-21nouveau: fix ppc and get it right this time.Stephane Marchesin
2007-09-21nouveau: fix notifiers on PPC.Stephane Marchesin
2007-09-21nouveau: add some checks to the nv04 graph switching code.Stephane Marchesin
2007-09-19Merge branch 'origin' into bo-set-pinEric Anholt
2007-09-18i915: Reinstate check that drawable has valid information in i915_vblank_swap.Michel Dänzer
2007-09-18i915: Fix scheduled buffer swaps.Michel Dänzer
One instance of unlocking a spinlock was converted incorrectly when this code was fixed to build on BSD.
2007-09-18Add ioc32 compat layer for XGI DRM.Ian Romanick
2007-09-12Remove plane->pipe mapping from SAREA private after allJesse Barnes
We can figure out which pipe a given plane is mapped to by looking at the display control registers instead of tracking it in a new SAREA private field. If this becomes a performance problem, we could move to an ioctl based solution by adding a new parameter for the DDX to set (defaulting to the old behavior if the param was never set of course).
2007-09-11Merge branch 'master' of ssh://git.freedesktop.org/git/mesa/drmJesse Barnes
2007-09-11Disambiguate planes & pipes for swap operationsJesse Barnes
This mod makes the SAREA track plane to pipe mappings and corrects the name of the plane info variables (they were mislabeled as pipe info since until now all code assumed a direct mapping between planes and pipes). It also updates the flip ioctl argument to take a set of planes rather than pipes, since planes are flipped while pipes generate vblank events.
2007-09-10nouveau: nv10: add combiner registersPatrice Mandin
2007-09-09nouveau : nv10 fix NV10_PGRAPH_CTX_USER save/loadMatthieu Castet
2007-09-09nouveau : nv10 pipe ctx switch load/save.Matthieu Castet
This fix some issues with more than one 3D fifo, but there still some "corruption" sometimes
2007-09-08nouveau: Add Quadro NVS 140 pciidMaarten Maathuis
2007-09-07nouveau: Use nv41 ctxprog/vals on nv42.Ben Skeggs
2007-09-06Merge branch 'xgi-0-0-2'Ian Romanick
2007-09-06nouveau: fix some nv04 graph switching.Stephane Marchesin
2007-09-06nouveau: add pure nv30 support.Stephane Marchesin
2007-09-04Add context init voodoo and context switch code for NV41.Maarten Maathuis
2007-08-31Merge branch 'master' of ssh+git://git.freedesktop.org/git/mesa/drm into ↵Ian Romanick
xgi-0-0-2
2007-08-31nouveau: nv04 context switching support. Works for starting X up at least.Stephane Marchesin
2007-08-31nouveau: give nv03 the last cut.Stephane Marchesin
2007-08-28Add register defines for hw binningKeith Packard
2007-08-28drm: remove XFREE86_VERSION macrosDave Airlie
2007-08-26nouveau : add NV04_PGRAPH_TRAPPED_ADDR definitionMatthieu Castet
- fix offset for nv04 - use it in nv10 graph ctx switch for getting next channel - dump NV10_PGRAPH_TRAPPED_DATA_HIGH on nv10+
2007-08-25nouveau : nv1x graph reworksMatthieu Castet
- add forgotten init value - use the same PGRAPH_DEBUG than the blob - remove init of ddx reg : it should be done with object - better handle of channel destruction hope I didn't break anything ;)
2007-08-25nouveau: nv10: output a warning if last channel invalid, and switch to nextPatrice Mandin
2007-08-23nouveau: nv10: check some NULL pointers inside context switchPatrice Mandin
2007-08-22nouveau : fix some potential crashes with objects causing hash collisionMatthieu Castet
2007-08-22nouveau/nv40: Preserve other bits in 0x400304/0x400310 like NVIDIA do.Ben Skeggs
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-02 23:01:59 +0000