index
:
renesas/drm.git
android
live
master
libdrm, cloned from git://anongit.freedesktop.org/mesa/drm
Laurent Pinchart
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
shared-core
Age
Commit message (
Expand
)
Author
2007-02-19
i915: Unify breadcrumb emission.
Michel Dänzer
2007-02-16
Simple fence object sample driver for via, based on idling the GPU.
Thomas Hellstrom
2007-02-15
Initial support for fence object classes.
Thomas Hellstrom
2007-02-14
Merge branch 'ttm-vram-0-1-branch'
Thomas Hellstrom
2007-02-14
Remove an intel-specific hack and replace it with a fence driver callback.
Thomas Hellstrom
2007-02-14
nouveau: fix the build on big endian (thanks CyberFoxx)
Stephane Marchesin
2007-02-14
nouveau: fix memory initialization with multiple cards.
B. Rathmann
2007-02-13
Bugzilla Bug #9457
Thomas Hellstrom
2007-02-12
Update flags and comments.
Thomas Hellstrom
2007-02-09
I915 accelerated blit copy functional.
Thomas Hellstrom
2007-02-07
Warning fix: correct type of i915_mmio argument.
Eric Anholt
2007-02-07
Define __iomem for systems without it.
Eric Anholt
2007-02-07
Add chip family flags to i915 driver, and fix a missing '"' in mach64 ID list.
Eric Anholt
2007-02-07
Checkpoint commit.
Thomas Hellstrom
2007-02-06
Implement a policy for selecting memory types.
Thomas Hellstrom
2007-02-06
nouveau: more work on the nv04 context switch code.
Stephane Marchesin
2007-02-03
nouveau: and of course, I was missing the last nv04 piece.
Stephane Marchesin
2007-02-03
nouveau: plugin the nv04 graph init function.
Stephane Marchesin
2007-02-03
nouveau: cleanup the nv04 pgraph save/restore mechanism.
Stephane Marchesin
2007-02-03
nouveau: fix nv04 graph routines for new register names.
Stephane Marchesin
2007-02-03
nouveau: rename registers to their proper names.
Stephane Marchesin
2007-02-03
nouveau: add NV04 registers required for PGRAPH context switching.
Stephane Marchesin
2007-02-02
nouveau: nv ctx switch opps the size of array was wrong
Matthieu Castet
2007-02-02
nouveau: nv10 ctx switch, some regs are nv17+ only
Matthieu Castet
2007-02-02
via: Try to improve command-buffer chaining.
Thomas Hellstrom
2007-02-02
Disable AGP DMA for chips with the new 3D engine.
Thomas Hellstrom
2007-01-31
memory manager: Make device driver aware of different memory types.
Thomas Hellstrom
2007-01-28
nouveau: determine chipset type at startup, instead of every time we use it.
Ben Skeggs
2007-01-26
make works ctx switch on nv10.
Matthieu Castet
2007-01-26
nouveau: oops, wrong indexing in nv17 regs
Patrice Mandin
2007-01-26
nouveau: read gpu type once
Patrice Mandin
2007-01-26
nouveau: only save/restore nv17 regs on nv17,18 hw
Patrice Mandin
2007-01-26
nouveau: add extra pgraph registers
Patrice Mandin
2007-01-26
nouveau: add some nv10 pgraph defines
Patrice Mandin
2007-01-25
nouveau: simplify and fix BIG_ENDIAN flags
Patrice Mandin
2007-01-25
nouveau: nv4c default context
Ben Skeggs
2007-01-25
nouveau: always print nsource/nstatus regs on PGRAPH errors
Ben Skeggs
2007-01-24
vblank interrupt fix
Zou Nan hai
2007-01-19
nouveau: fix getparam from 32-bit client on 64-bit kernel
Ben Skeggs
2007-01-19
nouveau: re-add 6150 Go pciid (0x0244)
Ben Skeggs
2007-01-18
nouveau: cleanup nv30_graph.c
Jeremy Kolb
2007-01-18
nouveau: Remove write to CTX_SIZE. This gives us proper nv3x PGRAPH switching.
Jeremy Kolb
2007-01-18
add missing quadro id
Dave Jones
2007-01-17
nouveau: Try to get nv35 pgraph switching working. Doesn't quite yet.
Jeremy Kolb
2007-01-14
nouveau: opps nv20 ctx ramin size was wrong
Matthieu Castet
2007-01-13
nouveau: opps restored the wrong channel
Matthieu Castet
2007-01-13
nouveau: nv20 graph ctx switch.
Matthieu Castet
2007-01-13
nouveau: first step to make graph ctx works
Matthieu Castet
2007-01-13
nouveau: add and indent pgraph regs
Matthieu Castet
2007-01-13
nouveau: Oops, fix the nv04 RAMFC_DMA_FETCH value.
Stephane Marchesin
[next]