summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2007-04-07document drm_mode_duplicate and fix vrefresh calculation (off by 1000 error)Jesse Barnes
2007-04-07various cleanups to EDID code:Jesse Barnes
- pull in FB DDC code (we'll have to rewrite it anyway it appears) - add comments - note a few FIXMEs - make it less quiet, and more informative when it actually does print
2007-04-07make drmP.h include drm_crtc.h for CRTC related stuff.Jesse Barnes
fixup drm_crtc.c so it matches VGA and other outputs properly. make drm_crtc.c less verbose. add function declarations in drm_crtc.h for other files.
2007-04-07fixup install target, not sure what I was smokin...Dave Airlie
2007-04-06i915: use breadcrumb macro everywhereDave Airlie
2007-04-05Add required permission notices for code copied from X.Org source.Eric Anholt
2007-04-06nouveau: make a note about a bit that breaks some cardsBen Skeggs
2007-04-06nouveau: Power up all card units by default on startup.Ben Skeggs
2007-04-05Merge branch 'modesetting-101' of git+ssh://git.freedesktop.org/git/mesa/drm ↵Jesse Barnes
into modesetting-101
2007-04-05Add copyrights before I forgetJesse Barnes
2007-04-05add back compat for boolDave Airlie
2007-04-05checkpoint commit: implement SetCrtc so modes can in theory be set from userDave Airlie
This hooks up the userspace mode set it "seems" to work.
2007-04-05checkpoint commit: added getresources, crtc and outputDave Airlie
This adds the user interfaces from Jakob and hooks them up for 3 ioctls GetResources, GetCrtc and GetOutput. I've made the ids for everything fbs, crtcs, outputs and modes go via idr as per krh's suggestion on irc as it make the code nice and consistent.
2007-04-05initial userspace interface to get modesDave Airlie
2007-04-05Initial import of modesetting for intel driver in DRMDave Airlie
2007-04-05borrow edid.h from fb directoryDave Airlie
2007-04-05add an install target to the drm modules makefileDave Airlie
2007-04-03radeon: add setup for PCIE GART ttmDave Airlie
2007-04-03add initial PCIE GART framework for TTMDave Airlie
2007-04-03Fix user object reference when caller is not object creator.Thomas Hellstrom
(Reported by Dave Airlie).
2007-04-03Add a fence flush event to each fence-signaled check when lazy-waitingThomas Hellstrom
to make sure we don't lose any sequence numbers if, for some reason, they don't generate an IRQ.
2007-04-03Make sure we ack irqs before we read a breadcrumb so thatThomas Hellstrom
breadcrumb updates that occur _AFTER_ we've read the breadcrumb really generates a new IRQ.
2007-04-03Evicted no-move buffers can get lost if they end up in anotherThomas Hellstrom
memory type than local.
2007-04-03Fix an oops when trying to clean a not yet initialized memory type.Thomas Hellstrom
2007-04-03Make sure CMA (Can't map aperture) pages are mapped uncached.Thomas Hellstrom
(Should really make this write-combined using PATs, at some point).
2007-04-02r300: Synchronize the register header file again.Oliver McFadden
It's a good idea to keep these synchronized; even though the DRM doesn't use all the defines, maintaining two different copies is prone to errors when the diff gets bigger.
2007-04-01nouveau: fix usage of PGRAPH_CTX_CONTROL on nv20+Matthieu Castet
http://gitweb.freedesktop.org/?p=mesa/drm.git;a=commitdiff;h=17985f07d68322519919a7f629a6d2d9bf3916ed could have broken some nvxx_graph code : it rename NV03_PGRAPH_CTX_CONTROL to NV10_PGRAPH_CTX_CONTROL, but forgot to update it in nvxx_graph file. Also when migrating init stuff in http://gitweb.freedesktop.org/?p=mesa/drm.git;a=commitdiff;h=674cefd4fe4b537a20a10edcb4ec5df55facca8e, NV04_PGRAPH_CTX_CONTROL is used everywhere but the old ddx code use NV_PGRAPH_CTX_CONTROL_NV04 or NV_PGRAPH_CTX_CONTROL.
2007-04-01nouveau : nv10 ctx switch fixMatthieu Castet
restoring NV10_PGRAPH_CTX_SWITCH1 now works
2007-04-01radeon: enable buffer managerDave Airlie
2007-04-01radeon: de-static irq function, fixup fence/bufferDave Airlie
2007-04-01copy over some files and reorg radeon to add ttm fencing not working yetDave Airlie
2007-04-01nouveau : set the correct PGRAPH_CTX_CONTROL registerMatthieu Castet
"5a072f32 (Stephane Marchesin 2007-02-03 04:57:06 +0100" broke nv10 ctx switch by setting wrong PGRAPH_CTX_CONTROL reg
2007-03-30Merge branch 'crestline-qa', adding support for the 965GM chipset.Eric Anholt
2007-03-30Merge branch 'origin'Eric Anholt
2007-03-29drm/bo: avoid oops if the memory manager for this type isn't initialisedDave Airlie
2007-03-29nouveau: fix nv04 context switches.Stephane Marchesin
2007-03-27drm/i915: set the bo up at firstopen time not after DMA initDave Airlie
This is required to use TTM to allocate the ring buffer.
2007-03-27drm/ttm: make sure dev_mapping is set-up for the first opener of the drmDave Airlie
This was causing an oops in my miniglx code to try and use a TTM-only setup.
2007-03-27Merge git://proxy01.pd.intel.com:9419/git/mesa/drm into crestlineNian Wu
2007-03-26nouveau: move card initialisation into the drmBen Skeggs
The PGRAPH init for the various cards will need cleaning up at some point, a lot of the values written there are per-context state left over from the all the hardcoding done in the ddx. It's possible some cards get broken by this commit, let me know. Tested on: NV5, NV18, NV28, NV35, NV40, NV4E
2007-03-25Merge git://proxy01.pd.intel.com:9419/git/mesa/drm into crestlineNian Wu
2007-03-24Catch up to new interrupt API, and retire FreeBSD 4.x support here.Eric Anholt
2007-03-24vm: cleanup drm_vm.c along lines of cleanups queued for kernelDave Airlie
2007-03-23Merge git://proxy01.pd.intel.com:9419/git/mesa/drm into crestlineNian Wu
2007-03-23nouveau: rework nouveau_fifo_alloc() so the drm can create internal FIFOsBen Skeggs
2007-03-23cleanup more whitespace from ttm mergeDave Airlie
2007-03-23drm: remove second spinlock init for tasklet lockDave Airlie
2007-03-23nouveau: remove unused cruftBen Skeggs
2007-03-21Merge git://proxy01.pd.intel.com:9419/git/mesa/drm into crestlineNian Wu
2007-03-21nouveau: support multiple channels per client (breaks drm interface)Ben Skeggs
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 05:32:26 +0000